

Features

- Operating Voltage: 5V
- Access Time: 30, 45 ns
- Very Low Power Consumption
 - Active: 600 mW (Max)
 - Standby: 1 μ W (Typ)
- Wide Temperature Range: -55°C to +125°C
- 400 Mils Width Packages: FP32 and SB32
- TTL Compatible Inputs and Outputs
- Asynchronous
- No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm²@125°C
- Tested up to a Total Dose of 30 krad(Si) according to MIL STD 883 Method 1019
- QML Q and V with SMD 5962-89598
- ESCC with Specification 9301/047

Description

The M65608E is a very low power CMOS static RAM organized as 131072 x 8 bits.

Utilizing an array of six transistors (6T) memory cells, the M65608E combines an extremely low standby supply current (Typical value = 0.2 μ A) with a fast access time at 30 ns over the full military temperature range. The high stability of the 6T cell provides excellent protection against soft errors due to noise.

The M65608E is processed according to the methods of the latest revision of the MIL PRF 38535 or ESCC 9000.




**Rad. Tolerant
128Kx8, 5-Volt
Very Low Power
CMOS SRAM**

M65608E




Block Diagram



Pin Configuration

32-lead DIL side-brazed 400 MILS

32-lead Flatpack 400 MILS



Pin Description

Table 1. Pin Names

Names	Description
A0 - A16	Address inputs
I/O0 - I/O7	Data Input/Output
$\overline{\text{CS1}}$	Chip select 1
CS2	Chip select 2
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
VCC	Power
GND	Ground

Table 2. Truth Table

$\overline{\text{CS1}}$	CS2	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Inputs/ Outputs	Mode
H	X	X	X	Z	Deselect/ Power-down
X	L	X	X	Z	Deselect/Power-down
L	H	H	L	Data Out	Read
L	H	L	X	Data In	Write
L	H	H	H	Z	Output Disable

Note: L = low, H = high, X = H or L, Z = high impedance.



Electrical Characteristics

Absolute Maximum Ratings

Supply voltage to GND potential: -0.5V + 7.0V	<p>*NOTE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure between recommended DC operating and absolute maximum rating conditions for extended periods may affect device reliability.</p>
Voltage range on any input: GND - 0.5V to VCC + 0.5	
Voltage range on any output: GND - 0.5V to VCC + 0.5	
Storage temperature: -65-C to +150-C	
Output Current from Output Pins: 20 mA	
Electrostatic Discharge Voltage (MIL STD 883D method 3015): > 2000V	

Military Operating Range

Operating Voltage	Operating Temperature
5V ± 10%	-55-C to + 125-C

Recommended DC Operating Conditions

Parameter	Description	Minimum	Typical	Maximum	Unit
V _{CC}	Supply voltage	4.5	5.0	5.5	V
GND	Ground	0.0	0.0	0.0	V
V _{IL}	Input low voltage	GND - 0.5	0.0	0.8	V
V _{IH}	Input high voltage	2.2	–	VCC + 0.5	V

Capacitance

Parameter	Description	Minimum	Typical	Maximum	Unit
C _{in} ^(Note:)	Input low voltage	–	–	8	pF
C _{out} ^(Note:)	Output high voltage	–	–	8	pF

Note: Guaranteed but not tested.

DC Parameters

DC Test Conditions

TA = -55°C to + 125°C; Vss = 0V; V_{CC} = 4.5V to 5.5V

Symbol	Description	Minimum	Typical	Maximum	Unit
IIX ⁽¹⁾	Input leakage current	-1	–	1	μA
IOZ ⁽¹⁾	Output leakage current	-1	–	1	μA
VOL ⁽²⁾	Output low voltage	–	–	0.4	V
VOH ⁽³⁾	Output high voltage	2.4	–	–	V

1. GND < Vin < V_{CC}, GND < Vout < V_{CC} Output Disabled.
2. V_{CC} min. IOL = 8 mA
3. V_{CC} min. IOH = -4 mA.

Consumption

Symbol	Description	65608E-30	65608E-45	Unit	Value
ICCSB ⁽¹⁾	Standby supply current	2	2	mA	max
ICCSB1 ⁽²⁾	Standby supply current	300	300	μA	max
ICCOP ⁽³⁾	Dynamic operating current	110	100	mA	max

1. $\overline{CS1} > V_{IH}$ or $CS2 < V_{IL}$ and $\overline{CS1} < V_{IL}$.
2. $\overline{CS1} > V_{CC} - 0.3V$ or, $CS2 < GND + 0.3V$ and $\overline{CS1} < 0.2V$.
3. F = 1/TAVAV, Iout = 0 mA, $\overline{WE} = \overline{OE} = V_{IH}$, Vin = GND or V_{CC}, V_{CC} max.

AC Parameters

AC Test Conditions

Input Pulse Levels: GND to 3.0V
 Input Rise/Fall Times: 5 ns
 Input Timing Reference Levels: 1.5V
 Output loading IOL/IOH (see Figure 1 and Figure 2) +30 pF

AC Test Loads Waveforms

Figure 1




Figure 2






Figure 3



Equivalent to : THEVENIN EQUIVALENT




Data Retention Mode

Atmel CMOS RAM's are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

1. During data retention chip select $\overline{CS1}$ must be held high within V_{CC} to $V_{CC} - 0.2V$ or, chip select $CS2$ must be held down within GND to $GND + 0.2V$.
2. Output Enable (\overline{OE}) should be held high to keep the RAM outputs high impedance, minimizing power dissipation.
3. During power up and power-down transitions $\overline{CS1}$ and \overline{OE} must be kept between $V_{CC} + 0.3V$ and 70% of V_{CC} , or with $CS2$ between GND and $GND - 0.3V$.
4. The RAM can begin operation $> TR$ ns after V_{CC} reaches the minimum operation voltages (4.5V).

Timing



Data Retention Characteristics

Parameter	Description	Minimum	Typical TA = 25 °C	Maximum	Unit
VCCDR	V_{CC} for data retention	2.0	–	–	V
TCDR	Chip deselect to data retention time	0.0	–	–	ns
TR	Operation recovery time	TAVAV ⁽¹⁾	–	–	ns
ICCDR1	Data retention current at 2.0V	–	0.1	150	μA
ICCDR2 ⁽²⁾	Data retention current at 3.0V	–	0.2	200	μA

- Notes:
1. TAVAV = Read Cycle Time
 2. $\overline{CS1} = V_{CC}$ or $CS2 = \overline{CS1} = GND$, $V_{in} = GND/V_{CC}$, this parameter is only tested at $V_{CC} = 2V$.
 3. Parameters guaranteed but not tested


Write Cycle

Symbol	Parameter	65608-30	65608-45	Unit	Value
TAVAW	Write cycle time	30	45	ns	min
TAVWL	Address set-up time	0	0	ns	min
TAVWH	Address valid to end of write	22	35	ns	min
TDVWH	Data set-up time	18	20	ns	min
TE1LWH	$\overline{CS1}$ low to write end	22	35	ns	min
TE2HWH	CS2 high to write end	22	35	ns	min
TWLQZ	Write low to high $Z^{(1)}$	8	15	ns	max
TWLWH	Write pulse width	22	35	ns	min
TWHAX	Address hold from to end of write	0	0	ns	min
TWHDX	Data hold time	0	0	ns	min
TWHQX	Write high to low $Z^{(1)}$	0	0	ns	min

Note: 1. Parameters guaranteed, not tested, with output loading 5 pF.


Write Cycle 1

\overline{WE} Controlled, \overline{OE} High During Write




Write Cycle 2

\overline{WE} Controlled, \overline{OE} Low



Write Cycle 3

$\overline{CS1}$ or $\overline{CS2}$ Controlled



Note: The internal write time of the memory is defined by the overlap of $\overline{CS1}$ Low and $\overline{CS2}$ High and \overline{WE} Low. Both signals must be activated to initiate a write and either signal can terminate a write by going inactivated. The data input setup and hold timing should be referenced to the active edge of the signal that terminates the write. Data out is high impedance if $\overline{OE} = V_{IH}$.


Read Cycle

Symbol	Parameter	65608-30	65608-45	Unit	Value
TAVAV	Read cycle time	30	45	ns	min
TAVQV	Address access time	30	45	ns	max
TAVQX	Address valid to low Z ⁽¹⁾	5	5	ns	min
TE1LQV	Chip-select1 access time	30	45	ns	max
TE1LQX	$\overline{\text{CS1}}$ low to low Z ⁽¹⁾	3	3	ns	min
TE1HQZ	$\overline{\text{CS1}}$ high to high Z ⁽¹⁾	15	20	ns	max
TE2HQV	Chip-select2 access time	30	45	ns	max
TE2HQX	CS2 high to low Z ⁽¹⁾	3	3	ns	min
TE2LQZ	CS2 low to high Z ⁽¹⁾	15	20	ns	max
TGLQV	Output Enable access time	12	15	ns	max
TGLQX	$\overline{\text{OE}}$ low to low Z ⁽¹⁾	0	0	ns	min
TGHQZ	$\overline{\text{OE}}$ high to high Z ⁽¹⁾	8	15	ns	max

Note: 1. Parameters Guaranteed, not tested, with output loading 5 pF.


Read Cycle 1

Address Controlled ($\overline{CS1} = \overline{OE}$ Low, $CS2 = \overline{WE}$ High)




Read Cycle 2

$\overline{CS1}$ Controlled ($CS2 = \overline{WE}$ High)



Read Cycle 3

$CS2$ Controlled (\overline{WE} High, $\overline{CS1}$ Low)






Ordering Information

Part Number	Temperature Range	Speed	Package	Flow
MMC9-65608EV-30-E ⁽¹⁾	25.°C	30 ns	SB32.4	Engineering Samples
MMDJ-65608EV-30-E	25.°C	30 ns	FP32.4	Engineering Samples
5962-8959847QZC	-55. to +125.°C	30 ns	SB32.4	QML Q
5962-8959847QTC	-55. to +125.°C	30 ns	FP32.4	QML Q
5962-8959818MZC	-55. to +125.°C	45 ns	SB32.4	QML Q
5962-8959818MTC	-55. to +125.°C	45 ns	FP32.4	QML Q
5962-8959847VZC	-55. to +125.°C	30 ns	SB32.4	QML V
5962-8959847VTC	-55. to +125.°C	30 ns	FP32.4	QML V
5962-8959818VZC	-55. to +125.°C	45 ns	SB32.4	QML V
5962-8959818VTC	-55. to +125.°C	45 ns	FP32.4	QML V
930104703	-55. to +125.°C	30 ns	SB32.4	ESCC
930104704	-55. to +125.°C	30 ns	FP32.4	ESCC
930104701	-55. to +125.°C	45 ns	SB32.4	ESCC
930104702	-55. to +125.°C	45 ns	FP32.4	ESCC
MM065608EV-30-E	25.°C	30 ns	Die	Engineering Samples
5962-8959847Q6A	-55. to +125.°C	30 ns	Die	QML Q
5962-8959847V6A	-55. to +125.°C	30 ns	Die	QML V

Note: 1. Contact Atmel for availability.

Package Drawings

32-lead Flat Pack 400 Mils



NOTES:


Seal Ring TO BE FLOATING FROM ANY LEAD.

	MM		INCH	
	Min	Max	Min	Max
A	2.16	2.66	0.085	0.105
A1	0.41	0.47	0.016	.018
A2	0.13		0.005	
b	0.38	0.48	0.015	0.019
b1	0.70		0.027	
c	0.08	0.18	0.003	0.007
D	20.63	21.03	0.812	0.828
D1	20.11	20.27	0.792	0.798
E	10.26	10.56	0.404	0.416
E1	9.70	9.86	0.382	0.388
E2	6.96	7.26	0.274	0.286
E3	8.26	9.02	0.325	0.355

	MM		INCH	
	Min	Max	Min	Max
e	1.19	1.35	0.047	0.053
e1	18.92	19.18	0.745	0.755
L	=1.27x15		=0.05x15	
H	25.6	26.2	1.007	1.031
Q	0.68	0.84	0.027	0.033
R	0.76		0.030	
S		1.14		0.045
S1		0.13		0.005
S2	0.76	1.02	0.030	0.040
T	0.08		0.003	
U	1.27		0.05	

Package Drawings

32-lead Side Braze 400 Mils



	MM		INCH	
A	2.92	4.32	.115	.170
b	0.40	0.51	.016	.020
b1	1.27 TYP		0.05 TYP	
c	0.23	0.30	.009	.012
D	40.13	41.15	1.580	1.620
E	10.16	10.67	.400	.420
eA	9.90	10.41	.390	.410
e	2.54	BSC	.100	BSC
L	3.43	4.20	.135	.165
L1	4.44	5.72	.175	.225
Q	1.02	1.52	.040	.060
S	-	1.65	-	.065
S1	0.13	-	.005	-
S2	0.13	-	.005	-

Document Revision History

Changes from Rev. L to Rev. M

1. Change in “Consumption” on page 5. ICCOP.

Changes from Rev. M to Rev. N

1. Update of footnotes under “Data Retention Characteristics” table
2. Update of Absolute Maximum Ratings section

Changes from Rev. N to Rev. O

1. Update of “Ordering Information” section
2. Correction of typo errors in the note of “Write Cycle 3” section
3. Addition of headlines in pictures of “Read Cycle” section
4. Update of features section
5. Correction of typo error in the write signal, in the pin configuration section : \overline{W} replaced by \overline{WE}

Changes from Rev. O to Rev. P

1. 32-lead Flat Pack package drawing updated on page 13. An index mark is now printed on the top lid to identify the pin n° 1.



Headquarters

Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

International

Atmel Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Atmel Europe
Le Krebs
8, Rue Jean-Pierre Timbaud
BP 309
78054 Saint-Quentin-en-
Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11

Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Product Contact

Web Site
www.atmel.com

Technical Support
aero@nto.atmel.com

Sales Contact
www.atmel.com/contacts

Literature Requests
www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.