

## Features

- Operating Voltage: 5V
- Access Time: 40 ns
- Very Low Power Consumption
  - Active: 275 mW (Max)
  - Standby: 10 mW (Typ)
- Wide Temperature Range: -55-C to +125-C
- 400 Mil Width Packages: FP32 and SB32
- TTL Compatible Inputs and Outputs
- Asynchronous
- No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm<sup>2</sup>@125°C
- Tested up to a Total Dose of 300 krad (Si) according to MIL STD 883 Method 1019
- ESD better than 4000V
- Deliveries at least equivalent to QML procurement according to MIL-PRF38535

## Description

The AT65609EHV is a very low power CMOS static RAM organized as 131072 x 8 bits. Utilizing an array of six transistors (6T) memory cells, the AT65609EHV combines an extremely low standby supply current with a fast access time at 40 ns over the full military temperature range. The high stability of the 6T cell provides excellent protection against soft errors due to noise.

The AT65609EHV is processed according to the methods of the latest revision of the MIL PRF 38535 or ESCC 9000.

It is manufactured on the same process as the MH1RT RAD-hard sea of gates series.



**Rad. Tolerant  
128K x 8  
5-volts  
Very Low Power  
CMOS SRAM**


**AT65609EHV**

**PRELIMINARY**

7832B-AERO-11/09



## Block Diagram



## Pin Configuration

32-lead DIL side-braced or 32-lead Flat Pack - 400 Mils

NC	1	32	Vcc
A16	2	31	A15
A14	3	30	CS2
A12	4	29	$\overline{WE}$
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	$\overline{OE}$
A2	10	23	A10
A1	11	22	$\overline{CS1}$
A0	12	21	I/O7
I/O0	13	20	I/O6
I/O1	14	19	I/O5
I/O2	15	18	I/O4
GND	16	17	I/O3

Note: NC pin is not bonded internally. So, it can be connected to GND or VCC.

## Pin Description

**Table 1.** Pin Names

Names	Description
A0 - A16	Address inputs
I/O0 - I/O7	Data Input/Output
$\overline{\text{CS1}}$	Chip select 1
CS2	Chip select 2
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
VCC	Power
GND	Ground

**Table 2.** Truth Table

$\overline{\text{CS1}}$	CS2	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Inputs/ Outputs	Mode
H	X	X	X	Z	Deselect/Power-down
X	L	X	X	Z	Deselect/Power-down
L	H	H	L	Data Out	Read
L	H	L	X	Data In	Write
L	H	H	H	Z	Output Disable

Note: L = low, H = high, X = H or L, Z = high impedance.

## Electrical Characteristics

### Absolute Maximum Ratings

Supply voltage to GND potential:.....-0.5V + 7.0V	<p><b>*NOTE:</b> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. <b>Exposure between recommended DC operating and absolute maximum rating conditions for extended periods may affect device reliability.</b></p>
DC input voltage: .....GND - 0.5V to VCC + 0.5	
DC output voltage high Z state: .....GND - 0.5V to VCC + 0.5	
Storage temperature: .....-65-C to +150-C	
Output current into outputs (low): ..... 20 mA	
Electro Static Discharge voltage with HBM method (MIL STD 883D method 3015): ..... > 4000V	
Electro Static Discharge voltage with Socketed CDM method (ANSI/ESD SP5.3.2-2004): ..... > 1000V	

### Military Operating Range

Operating Voltage	Operating Temperature
5V ± 10%	-55-C to + 125°C-

### Recommended DC Operating Conditions

Parameter	Description	Minimum	Typical	Maximum	Unit
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
GND	Ground	0.0	0.0	0.0	V
V <sub>IL</sub>	Input low voltage	GND - 0.5	0.0	0.8	V
V <sub>IH</sub>	Input high voltage	2.2	–	VCC + 0.5	V

### Capacitance

Parameter	Description	Minimum	Typical	Maximum	Unit
C <sub>in</sub> <sup>(1)</sup>	Input low voltage	–	–	8	pF
C <sub>out</sub> <sup>(1)</sup>	Output high voltage	–	–	8	pF

Note: 1. Guaranteed but not tested.

## DC Parameters

DC Test Conditions TA = -55°C to + 125°C; Vss = 0V; VCC = 4.5V to 5.5V

Symbol	Description	Minimum	Typical	Maximum	Unit
IIX <sup>(1)</sup>	Input leakage current	-1	-	1	μA
IOZ <sup>(1)</sup>	Output leakage current	-1	-	1	μA
VOL <sup>(2)</sup>	Output low voltage	-	-	0.4	V
VOH <sup>(3)</sup>	Output high voltage	2.4	-	-	V

1. GND < Vin < V<sub>CC</sub>, GND < Vout < V<sub>CC</sub> Output Disabled.
2. V<sub>CC</sub> min. IOL = 8 mA
3. V<sub>CC</sub> min. IOH = -4 mA.

## Consumption

Symbol	Description	AT65609EHV	Unit	Value
ICCSB <sup>(1)</sup>	Standby supply current	5	mA	max
ICCSB1 <sup>(2)</sup>	Standby supply current	3	mA	max
ICCOP <sup>(3)</sup>	Dynamic operating current	50	mA	max




1.  $\overline{CS1} > V_{IH}$  or  $CS2 < V_{IL}$  and  $\overline{CS1} < V_{IL}$ .
2.  $\overline{CS1} > V_{CC} - 0.3V$  or,  $CS2 < GND + 0.3V$  and  $\overline{CS1} < 0.2V$ .
3. F = 1/TAVAV, Iout = 0 mA,  $\overline{WE} = \overline{OE} = V_{CC}$ , Vin = GND or V<sub>CC</sub>, V<sub>CC</sub> max,  $\overline{CS1} = V_{IL}$ , CS2 = V<sub>IH</sub>

**AC Parameters**


**AC Test Conditions**

Input Pulse Levels: ..... GND to 3.0V  
 Input Rise/Fall Times: ..... 5 ns  
 Input Timing Reference Levels: ..... 1.5V  
 Output loading IOL/IOH (see Figure 1 and Figure 2): ..... +30 pF

**AC Test Loads Waveforms**



Equivalent to : THEVENIN EQUIVALENT




## Data Retention Mode

Atmel CMOS RAM's are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

1. During data retention chip select  $\overline{CS1}$  must be held high within  $V_{CC}$  to  $V_{CC} - 0.2V$  or, chip select  $CS2$  must be held down within  $GND$  to  $GND + 0.2V$ .
2. Output Enable ( $\overline{OE}$ ) should be held high to keep the RAM outputs high impedance, minimizing power dissipation.
3. During power up and power-down transitions  $\overline{CS1}$  and  $\overline{OE}$  must be kept between  $V_{CC} + 0.3V$  and 70% of  $V_{CC}$ , or with  $CS2$  between  $GND$  and  $GND - 0.3V$ .
4. The RAM can begin operation  $> TR$  ns after  $V_{CC}$  reaches the minimum operation voltages (4.5V).

## Timing



## Data Retention Characteristics

Parameter	Description	Minimum	Typical TA = 25 °C	Maximum	Unit
VCCDR	$V_{CC}$ for data retention	2.0	–	–	V
TCDR	Chip deselect to data retention time	0.0	–	–	ns
TR	Operation recovery time	TAVAV <sup>(1)</sup>	–	–	ns
ICCDR1 <sup>(2)</sup>	Data retention current at 2.0V	–	1	1.5	mA
ICCDR2 <sup>(2)</sup>	Data retention current at 3.0V	–	1.5	2	mA

- Notes:
1. TAVAV = Read Cycle Time
  2.  $CS1 = V_{CC}$  or  $CS2 = CS1 = GND$ ,  $V_{in} = GND/V_{CC}$ , this parameter is only tested at  $V_{CC} = 2V$ .


Write Cycle

Symbol	Parameter	AT65609EHV	Unit	Value
TAVAW	Write cycle time	35	ns	min
TAVWL	Address set-up time	0	ns	min
TAVWH	Address valid to end of write	30	ns	min
TDVWH	Data set-up time	20	ns	min
TE1LWH	$\overline{CS1}$ low to write end	30	ns	min
TE2HWH	CS2 high to write end	30	ns	min
TWLQZ	Write low to high Z <sup>(1)</sup>	12	ns	max
TWLWH	Write pulse width	30	ns	min
TWHAX	Address hold from to end of write	3	ns	min
TWHDX	Data hold time	0	ns	min
TWHQX	Write high to low Z <sup>(1)</sup>	0	ns	min

Note: Parameters guaranteed, not tested, with output loading 5 pF.

Write Cycle 1


$\overline{WE}$  Controlled,  $\overline{OE}$  High During Write






Write Cycle 2

$\overline{WE}$  Controlled,  $\overline{OE}$  Low



Write Cycle 3

$\overline{CS}_1$  or  $\overline{CS}_2$  Controlled



Note: The internal write time of the memory is defined by the overlap of  $\overline{CS}_1$  Low and  $\overline{CS}_2$  HIGH and  $\overline{WE}$  LOW. Both signals must be activated to initiate a write and either signal can terminate a write by going in active. The data input setup and hold timing should be referenced to the activated edge of the signal that terminates the write. Data out is high impedance if  $OE = V_{IH}$ .


## Read Cycle

Symbol	Parameter	AT65609EHV	Unit	Value
TAVAV	Read cycle time	40	ns	min
TAVQV	Address access time	40	ns	max
TAVQX	Address valid to low Z <sup>(1)</sup>	3	ns	min
TE1LQV	Chip-select1 access time	40	ns	max
TE1LQX	$\overline{CS1}$ low to low Z <sup>(1)</sup>	3	ns	min
TE1HQZ	$\overline{CS1}$ high to high Z <sup>(1)</sup>	15	ns	max
TE2HQV	Chip-select2 access time	40	ns	max
TE2HQX	CS2 high to low Z <sup>(1)</sup>	3	ns	min
TE2LQZ	CS2 low to high Z <sup>(1)</sup>	15	ns	max
TGLQV	Output Enable access time	12	ns	max
TGLQX	$\overline{OE}$ low to low Z <sup>(1)</sup>	0	ns	min
TGHQZ	$\overline{OE}$ high to high Z <sup>(1)</sup>	10	ns	max

Note: 1. Parameters Guaranteed, not tested, with output loading 5 pF.


## Read Cycle 1

Address Controlled ( $\overline{CS1} = \overline{OE}$  Low,  $CS2 = \overline{WE}$  High)




## Read Cycle 2

$\overline{CS1}$  Controlled ( $CS2 = \overline{WE}$  High)



## Read Cycle 3

$CS2$  Controlled ( $\overline{WE}$  High,  $\overline{CS1}$  Low)





## Ordering Information


Part Number	Temperature Range	Speed	Package	Flow
AT65609EHV-C940-E <sup>(1)</sup>	25-C	40 ns	SB32.4	Engineering Samples
AT65609EHV-DJ40-E <sup>(1)</sup>	25-C	40 ns	FP32.4	
AT65609EHV-C940MQ	-55 to +125-C	40 ns	SB32.4	Mil Level B
AT65609EHV-DJ40MQ	-55 to +125-C	40 ns	FP32.4	
AT65609EHV-C940SV	-55 to +125-C	40 ns	SB32.4	Space Level B
AT65609EHV-DJ40SV	-55 to +125-C	40 ns	FP32.4	
AT65609EHV-C940SR	-55 to +125-C	40 ns	SB32.4	Space Level B RHA
AT65609EHV-DJ40SR	-55 to +125-C	40 ns	FP32.4	

Note: 1. Contact Atmel for availability.




Package Drawings

32-lead Flat Pack 400 Mils



	MM		INCH	
	Min	Max	Min	Max
A	1.78	2.72	.070	.107
b	0.38	0.48	.015	.019
c	0.076	0.15	.003	.007
D	20.62	21.03	.812	.828
E	10.26	10.57	.404	.416
E2	6.96	7.26	.274	.286
e	1.27 BSC		.050 BSC	
L	7.37	7.87	.290	.310
Q	0.51	0.76	.020	.030
S	---	1.14	---	.045
N	32		32	

32-lead Side Braze 400 Mils



	MM		INCH	
	A	2.92	4.32	.115
b	0.40	0.51	.016	.020
b1	1.27 TYP		0.05 TYP	
c	0.23	0.30	.009	.012
D	40.13	41.15	1.580	1.620
E	10.16	10.67	.400	.420
eA	9.90	10.41	.390	.410
e	2.54	BSC	.100	BSC
L	3.43	4.20	.135	.165
L1	4.44	5.72	.175	.225
Q	1.02	1.52	.040	.060
S	-	1.65	-	.065
S1	0.13	-	.005	-
S2	0.13	-	.005	-

## Document Revision History

### Changes from 7832A to 7832B

1. Page 1 : total dose value updated and ESD item added
2. Page 5 : ESD HBM improved and ESD Socketed CDM added
3. Page 6 : note 3 of consumption table updated
4. Page 13 : ordering information section updated



## Headquarters

---

**Atmel Corporation**  
2325 Orchard Parkway  
San Jose, CA 95131  
USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 487-2600

## International

---

**Atmel Asia**  
Room 1219  
Chinachem Golden Plaza  
77 Mody Road Tsimshatsui  
East Kowloon  
Hong Kong  
Tel: (852) 2721-9778  
Fax: (852) 2722-1369

**Atmel Europe**  
Le Krebs  
8, Rue Jean-Pierre Timbaud  
BP 309  
78054 Saint-Quentin-en-  
Yvelines Cedex  
France  
Tel: (33) 1-30-60-70-00  
Fax: (33) 1-30-60-71-11

**Atmel Japan**  
9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
Tel: (81) 3-3523-3551  
Fax: (81) 3-3523-7581

## Product Contact

---

**Web Site**  
[www.atmel.com](http://www.atmel.com)

**Technical Support**  
[aero@nto.atmel.com](mailto:aero@nto.atmel.com)

**Sales Contact**  
[www.atmel.com/contacts](http://www.atmel.com/contacts)

**Literature Requests**  
[www.atmel.com/literature](http://www.atmel.com/literature)

---

**Disclaimer:** The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.