

## FEATURES

SPI interface

Supports daisy-chain mode

9.5  $\Omega$  on resistance @ 25°C

1.6  $\Omega$  on-resistance flatness

Fully specified at  $\pm 15$  V, +12 V,  $\pm 5$  V

3 V logic-compatible inputs

Rail-to-rail operation

24-lead TSSOP and 24-lead 4 mm  $\times$  4 mm LFCSP

## APPLICATIONS

Automatic test equipment

Data acquisition systems

Battery-powered systems

Sample-and-hold systems

Audio signal routing

Video signal routing

Communication systems

## GENERAL DESCRIPTION

The ADG1414 is a monolithic complementary metal-oxide semiconductor (CMOS) device containing eight independently selectable switches designed on an industrial CMOS (*i*CMOS<sup>®</sup>) process. *i*CMOS is a modular manufacturing process combining high voltage CMOS and bipolar technologies. *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduce the package size.

The ADG1414 is a set of octal SPST (single-pole, single-throw) switches controlled via a 3-wire serial interface. On resistance is closely matched between switches and is very flat over the full signal range. Each switch conducts equally well in both directions and the input signal range extends to the supplies.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Data is written to these devices in the form of eight bits; each bit corresponds to one channel.

The ADG1414 utilizes a versatile 3-wire serial interface that operates at clock rates of up to 50 MHz and is compatible with standard SPI, QSPI<sup>™</sup>, MICROWIRE<sup>™</sup>, and DSP interface standards. The output of the shift register, SDO, enables a number of these parts to be daisy chained.

On power-up, all switches are in the off condition, and the internal registers contain all zeros.

## PRODUCT HIGHLIGHTS

1. 50 MHz serial interface.
2. 9.5  $\Omega$  on resistance.
3. 1.6  $\Omega$  on-resistance flatness.
4. 24-lead TSSOP and 4 mm  $\times$  4 mm LFCSP packages.

Rev. A

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

**TABLE OF CONTENTS**

Features .....	1	ESD Caution.....	10
Applications.....	1	Pin Configurations and Function Descriptions .....	11
Functional Block Diagram .....	1	Typical Performance Characteristics .....	13
Product Highlights .....	1	Test Circuits.....	16
Revision History .....	2	Terminology.....	18
Specifications.....	3	Theory of Operation .....	19
±15 V Dual Supply .....	3	Serial Interface .....	19
12 V Single Supply.....	4	Input Shift Register .....	19
±5 V Dual Supply .....	6	Power-On Reset.....	19
Continuous Current per Channel.....	7	Daisy Chaining .....	19
Timing Characteristics .....	8	Outline Dimensions .....	20
Absolute Maximum Ratings.....	10	Ordering Guide .....	20
Thermal Resistance .....	10		

**REVISION HISTORY**

**1/13—Rev. 0 to Rev. A**

Changes to Pin <u>RESET</u> / $V_L$ Description .....	11
Changes to Power-On Reset Section.....	19
Updated Outline Dimensions .....	20

**10/09—Revision 0: Initial Version**

## SPECIFICATIONS

### ±15 V DUAL SUPPLY

$V_{DD} = 15\text{ V} \pm 10\%$ ,  $V_{SS} = -15\text{ V} \pm 10\%$ ,  $V_L = 2.7\text{ V to } 5.5\text{ V}$ ,  $GND = 0\text{ V}$ , unless otherwise noted.

Table 1.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					
Analog Signal Range			$V_{SS}$ to $V_{DD}$	V	
On Resistance ( $R_{ON}$ )	9.5			$\Omega$ typ	$V_{DD} = +13.5\text{ V}$ , $V_{SS} = -13.5\text{ V}$ , $V_S = \pm 10\text{ V}$ , $I_S = -10\text{ mA}$ ; see Figure 23
	11.5	14	16	$\Omega$ max	
On-Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.55			$\Omega$ typ	$V_{DD} = +13.5\text{ V}$ , $V_{SS} = -13.5\text{ V}$ , $V_S = \pm 10\text{ V}$ , $I_S = -10\text{ mA}$
	1	1.5	1.7	$\Omega$ max	
On-Resistance Flatness ( $R_{FLAT(ON)}$ )	1.6			$\Omega$ typ	$V_{DD} = +13.5\text{ V}$ , $V_{SS} = -13.5\text{ V}$ , $V_S = \pm 10\text{ V}$ , $I_S = -10\text{ mA}$
	1.9	2.15	2.3	$\Omega$ max	
<b>LEAKAGE CURRENTS</b>					
Source Off Leakage, $I_S$ (Off)	$\pm 0.05$			nA typ	$V_{DD} = +16.5\text{ V}$ , $V_{SS} = -16.5\text{ V}$ $V_S = \pm 10\text{ V}$ , $V_D = \mp 10\text{ V}$ ; see Figure 24
	$\pm 0.15$	$\pm 1$	$\pm 2$	nA max	
Drain Off Leakage, $I_D$ (Off)	$\pm 0.05$			nA typ	$V_S = \pm 10\text{ V}$ , $V_D = \mp 10\text{ V}$ ; see Figure 24
	$\pm 0.15$	$\pm 1$	$\pm 2$	nA max	
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 0.1$			nA typ	$V_S = V_D = \pm 10\text{ V}$ ; see Figure 25
	$\pm 0.3$	$\pm 2$	$\pm 4$	nA max	
<b>DIGITAL INPUTS</b>					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current	$\pm 0.001$			$\mu\text{A}$ typ	$V_{IN} = V_{GND}$ or $V_L$
			$\pm 0.1$	$\mu\text{A}$ max	
Digital Input Capacitance, $C_{IN}$	4			pF typ	
<b>LOGIC OUTPUTS (SDO)</b>					
Output Low Voltage, $V_{OL}^1$			0.4	V max	$I_{SINK} = 3\text{ mA}$
			0.6	V max	$I_{SINK} = 6\text{ mA}$
High Impedance Leakage Current	0.001			$\mu\text{A}$ typ	
			$\pm 1$	$\mu\text{A}$ max	
High Impedance Output Capacitance <sup>1</sup>	4			pF typ	
<b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>					
$t_{ON}$	75			ns typ	$R_L = 100\ \Omega$ , $C_L = 35\text{ pF}$
	93	110	120	ns max	$V_S = 10\text{ V}$ ; see Figure 30
$t_{OFF}$	25			ns typ	$R_L = 100\ \Omega$ , $C_L = 35\text{ pF}$
	35	35	35	ns max	$V_S = 10\text{ V}$ ; see Figure 30
Charge Injection	10			pC typ	$V_S = 0\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$ ; see Figure 31
Off Isolation	-73			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 26
Channel-to-Channel Crosstalk	-75			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 27
Total Harmonic Distortion (THD + N)	0.05			% typ	$R_L = 110\ \Omega$ , $15\text{ V p-p}$ , $f = 20\text{ Hz to } 20\text{ kHz}$ ; see Figure 29
-3 dB Bandwidth	256			MHz typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ ; see Figure 28
Insertion Loss	0.55			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 28
$C_D$ , $C_S$ (Off)	8			pF typ	$f = 1\text{ MHz}$
$C_D$ , $C_S$ (On)	32			pF typ	$f = 1\text{ MHz}$

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>POWER REQUIREMENTS</b>					
$I_{DD}$	0.001		1	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{DD} = +16.5\text{ V}$ , $V_{SS} = -16.5\text{ V}$ Digital inputs = 0 V or $V_L$
$I_L$ Inactive	0.3		1	$\mu\text{A}$ typ $\mu\text{A}$ max	Digital inputs = 0 V or $V_L$
$I_L$ Active @ 30 MHz	0.26		1	$\text{mA}$ typ $\text{mA}$ max	Digital inputs toggle between 0 V and $V_L$
$I_L$ Active @ 50 MHz	0.42	0.3	0.35	$\text{mA}$ typ $\text{mA}$ max	Digital inputs toggle between 0 V and $V_L$
$I_{SS}$	0.001	0.5	0.55	$\text{mA}$ typ $\mu\text{A}$ max	Digital inputs = 0 V or $V_L$
$V_{DD}/V_{SS}$			1	$\mu\text{A}$ max	
			$\pm 4.5/\pm 16.5$	V min/max	

<sup>1</sup> Guaranteed by design, not subject to production test.

## 12 V SINGLE SUPPLY

$V_{DD} = 12\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $V_L = 2.7\text{ V}$  to  $5.5\text{ V}$ ,  $GND = 0\text{ V}$ , unless otherwise noted.

**Table 2.**

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					
Analog Signal Range			0 to $V_{DD}$	V	
On Resistance ( $R_{ON}$ )	18			$\Omega$ typ	$V_{DD} = 10.8\text{ V}$ , $V_{SS} = 0\text{ V}$ ; $V_S = 0\text{ V}$ to $10\text{ V}$ , $I_S = -10\text{ mA}$ ; see Figure 23
	21.5	26	28.5	$\Omega$ max	
On-Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.55			$\Omega$ typ	$V_{DD} = 10.8\text{ V}$ , $V_{SS} = 0\text{ V}$ ; $V_S = 0\text{ V}$ to $10\text{ V}$ , $I_S = -10\text{ mA}$
	1.2	1.6	1.8	$\Omega$ max	
On-Resistance Flatness ( $R_{FLAT(ON)}$ )	5			$\Omega$ typ	$V_{DD} = 10.8\text{ V}$ , $V_{SS} = 0\text{ V}$ ; $V_S = 0\text{ V}$ to $10\text{ V}$ , $I_S = -10\text{ mA}$
	6	6.9	7.3	$\Omega$ max	
<b>LEAKAGE CURRENTS</b>					
Source Off Leakage, $I_S$ (Off)	$\pm 0.02$			nA typ	$V_{DD} = 10.8\text{ V}$ $V_S = 1\text{ V}/10\text{ V}$ , $V_D = 10\text{ V}/1\text{ V}$ ; see Figure 24
	$\pm 0.15$	$\pm 1$	$\pm 2$	nA max	
Drain Off Leakage, $I_D$ (Off)	$\pm 0.02$			nA typ	$V_S = 1\text{ V}/10\text{ V}$ , $V_D = 10\text{ V}/1\text{ V}$ ; see Figure 24
	$\pm 0.15$	$\pm 1$	$\pm 2$	nA max	
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 0.05$			nA typ	$V_S = V_D = 1\text{ V}$ or $10\text{ V}$ ; see Figure 25
	$\pm 0.3$	$\pm 2$	$\pm 4$	nA max	
<b>DIGITAL INPUTS</b>					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current	$\pm 0.001$		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{GND}$ or $V_L$
Digital Input Capacitance, $C_{IN}$	4			pF typ	
<b>LOGIC OUTPUTS (SDO)</b>					
$V_{OL}$ , Output Low Voltage <sup>1</sup>			0.4	V max	$I_{SINK} = 3\text{ mA}$
			0.6	V max	$I_{SINK} = 6\text{ mA}$
High Impedance Leakage Current			$\pm 1$	$\mu\text{A}$ max	
High Impedance Output Capacitance <sup>1</sup>	4			pF typ	

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>					
t <sub>ON</sub>	145			ns typ	R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 35 pF
	185	220	240	ns max	V <sub>S</sub> = 8 V; see Figure 30
t <sub>OFF</sub>	35			ns typ	R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 35 pF
	45	46	46	ns max	V <sub>S</sub> = 8 V; see Figure 30
Charge Injection	8			pC typ	V <sub>S</sub> = 6 V, R <sub>S</sub> = 0 Ω, C <sub>L</sub> = 1 nF; see Figure 31
Off Isolation	-70			dB typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 1 MHz; see Figure 26
Channel-to-Channel Crosstalk	-75			dB typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 1 MHz; see Figure 27
-3 dB Bandwidth	240			MHz typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF; see Figure 28
Insertion Loss	1.15			dB typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 1 MHz; see Figure 28
C <sub>D</sub> , C <sub>S</sub> (Off)	12			pF typ	f = 1 MHz
C <sub>D</sub> , C <sub>S</sub> (On)	33			pF typ	f = 1 MHz
<b>POWER REQUIREMENTS</b>					
I <sub>DD</sub>	0.001		1	μA typ	V <sub>DD</sub> = +13.2 V
				μA max	Digital inputs = 0 V or V <sub>L</sub>
I <sub>L</sub> Inactive	0.3		1	μA typ	Digital inputs = 0 V or V <sub>L</sub>
				μA max	
I <sub>L</sub> Active @ 30 MHz	0.26			mA typ	Digital inputs toggle between 0 V and V <sub>L</sub>
		0.3	0.35	mA max	
I <sub>L</sub> Active @ 50 MHz	0.42			mA typ	Digital inputs toggle between 0 V and V <sub>L</sub>
		0.5	0.55	mA max	
I <sub>SS</sub>	0.001		1	μA typ	Digital inputs = 0 V or V <sub>L</sub>
				μA max	
V <sub>DD</sub> /V <sub>SS</sub>			±4.5/±16.5	V min/max	

<sup>1</sup> Guaranteed by design, not subject to production test.

**±5 V DUAL SUPPLY**

$V_{DD} = +5\text{ V} \pm 10\%$ ,  $V_{SS} = -5\text{ V} \pm 10\%$ ,  $V_L = 2.7\text{ V}$  to  $V_{DD}$ ,  $GND = 0\text{ V}$ , unless otherwise noted.

**Table 3.**

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					
Analog Signal Range			$V_{SS}$ to $V_{DD}$	V	
On Resistance ( $R_{ON}$ )	21			$\Omega$ typ	$V_{DD} = +4.5\text{ V}$ , $V_{SS} = -4.5\text{ V}$ , $V_S = \pm 4.5\text{ V}$ , $I_S = -10\text{ mA}$ ; see Figure 23
	25	29	32	$\Omega$ max	
On-Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.6			$\Omega$ typ	$V_{DD} = +4.5\text{ V}$ , $V_{SS} = -4.5\text{ V}$ , $V_S = \pm 4.5\text{ V}$ , $I_S = -10\text{ mA}$
	1.3	1.7	1.9	$\Omega$ max	
On-Resistance Flatness ( $R_{FLAT(ON)}$ )	5.2			$\Omega$ typ	$V_{DD} = +4.5\text{ V}$ , $V_{SS} = -4.5\text{ V}$ , $V_S = \pm 4.5\text{ V}$ ;
	6.4	7.3	7.6	$\Omega$ max	$I_S = -10\text{ mA}$
<b>LEAKAGE CURRENTS</b>					
Source Off Leakage, $I_S$ (Off)	$\pm 0.02$			nA typ	$V_{DD} = +5.5\text{ V}$ , $V_{SS} = -5.5\text{ V}$
	$\pm 0.15$	$\pm 1$	$\pm 2$	nA max	$V_S = \pm 4.5\text{ V}$ , $V_D = \mp 4.5\text{ V}$ ; see Figure 24
Drain Off Leakage, $I_D$ (Off)	$\pm 0.02$			nA typ	$V_S = \pm 4.5\text{ V}$ , $V_D = \mp 4.5\text{ V}$ ; see Figure 24
	$\pm 0.15$	$\pm 1$	$\pm 2$	nA max	
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 0.05$			nA typ	$V_S = V_D = \pm 4.5\text{ V}$ ; see Figure 25
	$\pm 0.3$	$\pm 2$	$\pm 4$	nA max	
<b>DIGITAL INPUTS</b>					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current	$\pm 0.001$			$\mu\text{A}$ typ	$V_{IN} = V_{GND}$ or $V_L$
			$\pm 0.1$	$\mu\text{A}$ max	
Digital Input Capacitance, $C_{IN}$	4			pF typ	
<b>LOGIC OUTPUTS (SDO)</b>					
$V_{OL}$ , Output Low Voltage <sup>1</sup>			0.4	V max	$I_{SINK} = 3\text{ mA}$
			0.6	V max	$I_{SINK} = 6\text{ mA}$
High Impedance Leakage Current			$\pm 1$	$\mu\text{A}$ max	
High Impedance Output Capacitance <sup>1</sup>	4			pF typ	
<b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>					
$t_{ON}$	190			ns typ	$R_L = 100\ \Omega$ , $C_L = 35\text{ pF}$
	250	290	320	ns max	$V_S = 3\text{ V}$ ; see Figure 30
$t_{OFF}$	45			ns typ	$R_L = 100\ \Omega$ , $C_L = 35\text{ pF}$
	60	65	70	ns max	$V_S = 3\text{ V}$ ; see Figure 30
Charge Injection	7			pC typ	$V_S = 0\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$ ; see Figure 31
Off Isolation	-70			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 26
Channel-to-Channel Crosstalk	-75			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 27
Total Harmonic Distortion, THD + N	0.14			% typ	$R_L = 110\ \Omega$ , $5\text{ V p-p}$ , $f = 20\text{ Hz}$ to $20\text{ kHz}$ ; see Figure 29
-3 dB Bandwidth	256			MHz typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ ; see Figure 28
Insertion Loss	1			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 28
$C_D$ , $C_S$ (Off)	11			pF typ	$f = 1\text{ MHz}$
$C_D$ , $C_S$ (On)	35			pF typ	$f = 1\text{ MHz}$

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>POWER REQUIREMENTS</b>					
$I_{DD}$	0.001		1	$\mu\text{A typ}$ $\mu\text{A max}$	$V_{DD} = +5.5\text{ V}, V_{SS} = -5.5\text{ V}$ Digital inputs = 0 V or $V_L$
$I_L$ Inactive	0.3		1	$\mu\text{A typ}$ $\mu\text{A max}$	Digital inputs = 0 V or $V_L$
$I_L$ Active @ 30 MHz	0.26			$\text{mA typ}$ $\text{mA max}$	Digital inputs toggle between 0 V and $V_L$
$I_L$ Active @ 50 MHz	0.42	0.3	0.35	$\text{mA typ}$ $\text{mA max}$	Digital inputs toggle between 0 V and $V_L$
$I_{SS}$	0.001	0.5	0.55	$\mu\text{A typ}$ $\mu\text{A max}$	Digital inputs = 0 V or $V_L$
$V_{DD}/V_{SS}$			1	$\mu\text{A max}$ $\text{V min/max}$	
			$\pm 4.5/\pm 16.5$		

<sup>1</sup> Guaranteed by design, not subject to production test.

## CONTINUOUS CURRENT PER CHANNEL

**Table 4. Eight Channels On**

Parameter	25°C	85°C	125°C	Unit	Test Conditions/Comments
<b>CONTINUOUS CURRENT PER CHANNEL<sup>1</sup></b>					
15 V Dual Supply					
24-Lead TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	67	46	31	$\text{mA max}$	$V_{DD} = +13.5\text{ V}, V_{SS} = -13.5\text{ V}$
24-Lead LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	121	75	42	$\text{mA max}$	
12 V Single Supply					
24-Lead TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	64	44	30	$\text{mA max}$	$V_{DD} = 10.8\text{ V}, V_{SS} = 0\text{ V}$
24-Lead LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	115	72	41	$\text{mA max}$	
5 V Dual Supply					
24-Lead TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	48	35	22	$\text{mA max}$	$V_{DD} = +4.5\text{ V}, V_{SS} = -4.5\text{ V}$
24-Lead LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	86	57	36	$\text{mA max}$	

<sup>1</sup> Guaranteed by design, not subject to production test.

**Table 5. One Channel On**

Parameter	25°C	85°C	125°C	Unit	Test Conditions/Comments
<b>CONTINUOUS CURRENT PER CHANNEL<sup>1</sup></b>					
15 V Dual Supply					
24-Lead TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	169	97	48	$\text{mA max}$	$V_{DD} = +13.5\text{ V}, V_{SS} = -13.5\text{ V}$
24-Lead LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	295	139	55	$\text{mA max}$	
12 V Single Supply					
24-Lead TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	161	93	47	$\text{mA max}$	$V_{DD} = 10.8\text{ V}, V_{SS} = 0\text{ V}$
24-Lead LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	281	135	54	$\text{mA max}$	
5 V Dual Supply					
24-Lead TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	122	76	43	$\text{mA max}$	$V_{DD} = +4.5\text{ V}, V_{SS} = -4.5\text{ V}$
24-Lead LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	214	114	51	$\text{mA max}$	

<sup>1</sup> Guaranteed by design, not subject to production test.

**TIMING CHARACTERISTICS**

All input signals are specified with  $t_R = t_F = 1 \text{ ns/V}$  (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$  (see Figure 2).  $V_{DD} = 4.5 \text{ V to } 16.5 \text{ V}$ ;  $V_{SS} = -16.5 \text{ V to } 0 \text{ V}$ ;  $V_L = 2.7 \text{ V to } 5.5 \text{ V or } V_{DD}$  (whichever is less);  $GND = 0 \text{ V}$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.<sup>1</sup>

Table 6.

Parameter	Limit at $T_{MIN}, T_{MAX}$	Unit	Conditions/Comments
$t_1^2$	20	ns min	SCLK cycle time
$t_2$	9	ns min	SCLK high time
$t_3$	9	ns min	SCLK low time
$t_4$	5	ns min	$\overline{SYNC}$ to SCLK active edge setup time
$t_5$	5	ns min	Data setup time
$t_6$	5	ns min	Data hold time
$t_7$	5	ns min	SCLK active edge to $\overline{SYNC}$ rising edge
$t_8$	15	ns min	Minimum $\overline{SYNC}$ high time
$t_9$	5	ns min	$\overline{SYNC}$ rising edge to next SCLK active edge ignored
$t_{10}$	5	ns min	SCLK active edge to $\overline{SYNC}$ falling edge ignored
$t_{11}^3$	40	ns max	SCLK rising edge to SDO valid
$t_{12}$	15	ns min	Minimum $\overline{RESET}$ pulse width

<sup>1</sup> Guaranteed by design and characterization, not production tested.

<sup>2</sup> Maximum SCLK frequency is 50 MHz at  $V_{DD} = 4.5 \text{ V to } 16.5 \text{ V}$ ;  $V_{SS} = -16.5 \text{ V to } 0 \text{ V}$ ,  $V_L = 2.7 \text{ V to } 5.5 \text{ V or } V_{DD}$  (whichever is less);  $GND = 0 \text{ V}$ .

<sup>3</sup> Measured with the 1 k $\Omega$  pull-up resistor to  $V_L$  and 20 pF load.  $t_{11}$  determines the maximum SCLK frequency in daisy-chain mode.

**Timing Diagrams**




Figure 2. Serial Write Operation

08487-002






Figure 3. Daisy-Chain Timing Diagram

08497-003

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 7.

Parameter	Rating
$V_{DD}$ to $V_{SS}$	35 V
$V_{DD}$ to GND	-0.3 V to +25 V
$V_{SS}$ to GND	+0.3 V to -25 V
$V_L$ to GND	-0.3 V to +7 V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3\text{ V}$ to $V_{DD} + 0.3\text{ V}$ or 30 mA, whichever occurs first
Digital Inputs <sup>1</sup>	GND - 0.3 V to $V_L + 0.3\text{ V}$ or 30 mA, whichever occurs first
Continuous Current, Sx or Dx Pins	Table 4 specifications + 15%
Peak Current, Sx or Dx (Pulsed at 1 ms, 10% Duty Cycle Max)	
TSSOP Package	300 mA
LFCSP Package	400 mA
Operating Temperature Range	
Industrial (B Version)	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
Reflow Soldering Peak Temperature, Pb free	260°C
Time at Peak Temperature	10 sec to 40 sec

<sup>1</sup> Overvoltages at the analog and digital inputs are clamped by internal diodes. Limit the current to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

## THERMAL RESISTANCE

Table 8. Thermal Resistance

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
24-Lead TSSOP <sup>1</sup>	112.6	50	°C/W
24-Lead LFCSP <sup>2</sup>	30.4		°C/W

<sup>1</sup> 4-layer board.

<sup>2</sup> 4-layer board and exposed paddle soldered to  $V_{SS}$ .

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 4. TSSOP Pin Configuration



NOTES  
1. EXPOSED PAD TIED TO SUBSTRATE, V<sub>SS</sub>.

Figure 5. LFCSP Pin Configuration

Table 9. Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
1	22	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz.
2	23	V <sub>DD</sub>	Most Positive Power Supply Potential.
3	24	DIN	Serial Data Input. This device has an 8-bit shift register. Data is clocked into the register on the falling edge of the serial clock input.
4	1	GND	Ground (0 V) Reference.
5	2	S1	Source Terminal 1. This pin can be an input or an output.
6	3	D1	Drain Terminal 1. This pin can be an input or an output.
7	4	S2	Source Terminal 2. This pin can be an input or an output.
8	5	D2	Drain Terminal 2. This pin can be an input or an output.
9	6	S3	Source Terminal 3. This pin can be an input or an output.
10	7	D3	Drain Terminal 3. This pin can be an input or an output.
11	8	S4	Source Terminal 4. This pin can be an input or an output.
12	9	D4	Drain Terminal 4. This pin can be an input or an output.
13	10	D5	Drain Terminal 5. This pin can be an input or an output.
14	11	S5	Source Terminal 5. This pin can be an input or an output.
15	12	D6	Drain Terminal 6. This pin can be an input or an output.
16	13	S6	Source Terminal 6. This pin can be an input or an output.
17	14	D7	Drain Terminal 7. This pin can be an input or an output.
18	15	S7	Source Terminal 7. This pin can be an input or an output.
19	16	D8	Drain Terminal 8. This pin can be an input or an output.
20	17	S8	Source Terminal 8. This pin can be an input or an output.
21	18	V <sub>SS</sub>	Most Negative Power Supply Potential. In single-supply applications, it can be connected to ground.
22	19	SDO	Serial Data Output. This pin can be used for daisy-chaining a number of these devices together or for reading back the data in the shift register for diagnostic purposes. The serial data is transferred on the rising edge of SCLK and is valid on the falling edge of the clock. Pull this open-drain output to the supply with an external resistor.
23	20	RESET/V <sub>L</sub>	RESET/Logic Power Supply Input (V <sub>L</sub> ). Under normal operation, drive the RESET/V <sub>L</sub> pin with a 2.7 V to 5 V supply. Pull the pin low (<0.8 V) for a short period of time (15 ns is sufficient) to complete a hardware reset. All switches are opened, and the appropriate registers are cleared to 0. When using the RESET/V <sub>L</sub> pin to complete a hardware reset, all other SPI pins (SYNC, SCLK, and DIN) should be driven low.

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
24	21	$\overline{\text{SYNC}}$	Active Low Control Input. This is the frame synchronization signal for the input data. When $\overline{\text{SYNC}}$ goes low, it powers on the SCLK and DIN buffers and enables the input shift register. Data is transferred in on the falling edges of the following clocks. Taking $\overline{\text{SYNC}}$ high updates the switch condition.
N/A <sup>1</sup>	EP	Exposed Pad	Exposed Pad. Exposed pad tied to the substrate, $V_{SS}$ .

<sup>1</sup> N/A means not applicable.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. On Resistance as a Function of  $V_D$  ( $V_S$ ), Dual Supply




Figure 9. On Resistance as a Function of  $V_D$  ( $V_S$ ), for Different Temperatures, 15 V Dual Supply




Figure 7. On Resistance as a Function of  $V_D$  ( $V_S$ ), Dual Supply




Figure 10. On Resistance as a Function of  $V_D$  ( $V_S$ ), for Different Temperatures, 5 V Dual Supply




Figure 8. On Resistance as a Function of  $V_D$  ( $V_S$ ), Single Supply




Figure 11. On Resistance as a Function of  $V_D$  ( $V_S$ ), for Different Temperatures, 12 V Single Supply




Figure 12. Leakage Current as a Function of Temperature, 15 V Dual Supply




Figure 15.  $I_{DD}$  vs. Logic Level




Figure 13. Leakage Current as a Function of Temperature, 5 V Dual Supply




Figure 16. Charge Injection vs. Source Voltage




Figure 14. Leakage Current as a Function of Temperature, 12 V Single Supply




Figure 17. Transition Time vs. Temperature




Figure 18. Off Isolation vs. Frequency




Figure 21. THD + N vs. Frequency, 15 V Dual Supply




Figure 19. On Response vs. Frequency




Figure 22. ACPSRR vs. Frequency




Figure 20. Crosstalk vs. Frequency

TEST CIRCUITS




Figure 23. On Resistance




Figure 24. Off Leakage




Figure 25. On Leakage




Figure 26. Off Isolation




Figure 28. Insertion Loss




Figure 27. Channel-to-Channel Crosstalk




Figure 29. THD + Noise






Figure 30. Switching Times

08487-029




Figure 31. Charge Injection

08487-031

## TERMINOLOGY

<b>I<sub>DD</sub></b>	The positive supply current.	<b>C<sub>D</sub>, C<sub>S</sub> (On)</b>	The on switch capacitance, measured with reference to ground.
<b>I<sub>SS</sub></b>	The negative supply current.	<b>C<sub>IN</sub></b>	The digital input capacitance.
<b>V<sub>D</sub> (V<sub>S</sub>)</b>	The analog voltage on Terminal Dx or Terminal Sx.	<b>t<sub>ON</sub></b>	The delay between applying the digital control input and the output switching on. See Figure 30.
<b>R<sub>ON</sub></b>	The ohmic resistance between Terminal Dx and Terminal Sx.	<b>t<sub>OFF</sub></b>	The delay between applying the digital control input and the output switching off. See Figure 30.
<b>Δ R<sub>ON</sub></b>	The difference between the R <sub>ON</sub> of any two channels.	<b>Charge Injection</b>	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
<b>R<sub>FLAT(ON)</sub></b>	Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range.	<b>Off Isolation</b>	A measure of unwanted signal coupling through an off switch.
<b>I<sub>S</sub> (Off)</b>	The source leakage current with the switch off.	<b>Crosstalk</b>	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
<b>I<sub>D</sub> (Off)</b>	The drain leakage current with the switch off.	<b>Bandwidth</b>	The frequency at which the output is attenuated by 3 dB.
<b>I<sub>D</sub>, I<sub>S</sub> (On)</b>	The channel leakage current with the switch on.	<b>On Response</b>	The frequency response of the on switch.
<b>V<sub>INL</sub></b>	The maximum input voltage for Logic 0.	<b>Insertion Loss</b>	The loss due to the on resistance of the switch.
<b>V<sub>INH</sub></b>	The minimum input voltage for Logic 1.	<b>THD + N</b>	The ratio of the harmonic amplitude plus noise of the signal to the fundamental.
<b>I<sub>INL</sub> (I<sub>INH</sub>)</b>	The input current of the digital input.	<b>AC Power Supply Rejection Ratio (ACPSRR)</b>	A measure of the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR.
<b>C<sub>S</sub> (Off)</b>	The off switch source capacitance, measured with reference to ground.		
<b>C<sub>D</sub> (Off)</b>	The off switch drain capacitance, measured with reference to ground.		

## THEORY OF OPERATION

The ADG1414 is a set of serially controlled, octal SPST switches. Each of the eight bits of the 8-bit write corresponds to one switch of the device. A Logic 1 in the particular bit position turns the switch on, whereas a Logic 0 turns the switch off. Because each switch is independently controlled by an individual bit, this provides the option of having any, all, or none of the switches turned on.

### SERIAL INTERFACE

The ADG1414 has a 3-wire serial interface ( $\overline{\text{SYNC}}$ , SCLK, and DIN pins) that is compatible with SPI, QSPI, and MICROWIRE interface standards, as well as most DSPs. See Figure 2 for a timing diagram of a typical write sequence.

The write sequence begins by bringing the  $\overline{\text{SYNC}}$  line low. This enables the input shift register. Data from the DIN line is clocked into the 8-bit input shift register on the falling edge of SCLK. The serial clock frequency can be as high as 50 MHz, making the ADG1414 compatible with high speed DSPs.

Data can be written to the shift register in more or less than eight bits. In each case, the shift register retains the last eight bits that were written. When all eight bits have been written into the shift register, the  $\overline{\text{SYNC}}$  line is brought high again. The switches are updated with the new configuration, and the input shift register is disabled. With  $\overline{\text{SYNC}}$  held high, the input shift register is disabled; therefore, further data or noise on the DIN line has no effect on the shift register.

Data appears on the SDO pin on the rising edge of SCLK suitable for daisy chaining or readback, delayed by eight bits.

### INPUT SHIFT REGISTER

The input shift register is eight bits wide (see Table 10). Each bit controls one switch. These data bits are transferred to the switch register on the rising edge of  $\overline{\text{SYNC}}$ .

**Table 10. ADG1414 Input Shift Register Bit Map<sup>1</sup>**

MSB				LSB			
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
S8	S7	S6	S5	S4	S3	S2	S1

<sup>1</sup> Logic 0 = switch off and Logic 1 = switch on.

### POWER-ON RESET

The ADG1414 contains a power-on reset circuit. On power-up of the device, all switches are in the off condition and the internal shift register is filled with zeros and remains so until a valid write takes place.

The part also has a  $\overline{\text{RESET}}/\text{V}_L$  pin. Under normal operation, drive the  $\overline{\text{RESET}}/\text{V}_L$  pin with a 2.7 V to 5 V supply and pull the pin low for short period of time (15 ns is sufficient) to complete the hardware reset.

When using the  $\overline{\text{RESET}}/\text{V}_L$  pin to do a hardware reset, drive all other SPI pins ( $\overline{\text{SYNC}}$ , SCLK, and DIN) low. This is to prevent current flow due to ESD protection diodes on the  $\text{V}_L$  pin to the SPI pins.

When the  $\overline{\text{RESET}}/\text{V}_L$  pin is low, all switches are off and the appropriate registers are cleared to 0.

### DAISY CHAINING

For systems that contain several switches, the SDO pin can be used to daisy-chain several devices together. The SDO pin can also be used for diagnostic purposes and provide serial readback, wherein the user can read back the switch contents.


SDO is an open-drain output that should be pulled to the  $\text{V}_L$  supply with an external resistor.

The SCLK is continuously applied to the input shift register when  $\overline{\text{SYNC}}$  is low. If more than eight clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting this line to the DIN input on the next device in the chain, a multiswitch interface is constructed. Each device in the system requires eight clock pulses; therefore, the total number of clock cycles must equal  $8N$ , where  $N$  is the total number of devices in the chain.

When the serial transfer to all devices is complete,  $\overline{\text{SYNC}}$  is taken high. This prevents any further data from being clocked into the input shift register.

The serial clock can be a continuous or a gated clock. A continuous SCLK source can be used only if  $\overline{\text{SYNC}}$  can be held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and  $\overline{\text{SYNC}}$  must be taken high after the final clock to latch the data. Gated clock mode reduces power consumption by reducing the active clock time.


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AD

Figure 32. 24-Lead Thin Shrink Small Outline Package [TSSOP] (RU-24)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGD-8

Figure 33. 24-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 4 mm x 4 mm Body, Very Thin Quad (CP-24-3)

Dimensions shown in millimeters

04-11-2012-A

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG1414BRUZ	-40°C to +125°C	24-Lead Thin Shrink Small Outline Package [TSSOP]	RU-24
ADG1414BRUZ-REEL7	-40°C to +125°C	24-Lead Thin Shrink Small Outline Package [TSSOP]	RU-24
ADG1414BCPZ-REEL7	-40°C to +125°C	24-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-24-3

<sup>1</sup> Z = RoHS Compliant Part.