## Atmel ATA6622C/ATA6624C/ATA6626C

## LIN Bus Transceiver with 3.3V (5V) Regulator and <br> Watchdog

DATASHEET

## Features

- Master and slave operation possible
- Supply voltage up to 40 V
- Operating voltage $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ to 27 V
- Typically $10 \mu \mathrm{~A}$ supply current during Sleep Mode
- Typically $57 \mu \mathrm{~A}$ supply current in Silent Mode
- Linear low-drop voltage regulator, 85 mA current capability:
- Normal, Fail-safe, and Silent Mode
- Atmel ATA6622C VCC $=3.3 \mathrm{~V} \pm 2 \%$
- Atmel ATA6624C VCC $=5.0 \mathrm{~V} \pm 2 \%$
- Atmel ATA6626C VCC $=5.0 \mathrm{~V} \pm 2 \%$, TXD time-out timer disabled
- In Sleep Mode VCC is switched off
- VCC- undervoltage detection (4ms reset time) and watchdog reset logical combined at open drain output NRES
- Negative trigger input for watchdog
- Boosting the voltage regulator possible with an external NPN transistor
- LIN physical layer according to LIN 2.0, 2.1 and SAEJ2602-2
- Wake-up capability via LIN-bus, wake pin, or KI_15 pin
- INH output to control an external voltage regulator or to switch off the master pull up resistor
- TXD time-out timer; Atmel ATA6626C: TXD time-out timer Is disabled
- Bus pin is overtemperature and short circuit protected versus GND and battery
- Adjustable watchdog time via external resistor
- Advanced EMC and ESD performance
- Fulfills the OEM "Hardware Requirements for LIN in automotive Applications Rev.1.0"
- Interference and damage protection according to ISO7637
- Package: QFN $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ with 20 pins


## 1. Description

The Atmel ${ }^{\circledR}$ ATA6622C is a fully integrated LIN transceiver, which complies with the LIN 2.0, 2.1 and SAEJ2602-2 specifications. It has a low-drop voltage regulator for $3.3 \mathrm{~V} / 85 \mathrm{~mA}$ output and a window watchdog. The Atmel ATA6624C has the same functionality as the Atmel ATA6622C; however, it uses a 5V/85mA regulator. The Atmel ATA6626C has the same functionality as Atmel ATA6624C without a TXD time-out timer. The voltage regulator is able to source 85 mA , but the output current can be boosted by using an external NPN transistor. This chip combination makes it possible to develop inexpensive, simple, yet powerful slave and master nodes for LIN-bus systems. Atmel ATA6622C/ATA6624C/ATA6626C are designed to handle the low-speed data communication in vehicles, e.g., in convenience electronics. Improved slope control at the LIN-driver ensures secure data communication up to 20kBaud. Sleep Mode and Silent Mode guarantee very low current consumption. The Atmel ATA6626C is able to switch the LIN unlimited to dominant level via TXD for low data rates.

Figure 1-1. Block Diagram

*) Not in ATA6626

## 2. Pin Configuration

Figure 2-1. Pinning QFN20


Table 2-1. Pin Description

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 1 | EN | Enables the device in Normal Mode |
| 2 | GND | System ground (optional) |
| 3 | NTRIG | Low-level watchdog trigger input from microcontroller |
| 4 | WAKE | High-voltage input for local wake-up request; if not needed, connect directly to VS |
| 5 | GND | System ground (mandatory) |
| 6 | GND | System ground (optional) |
| 7 | LIN | LIN-bus line input/output |
| 8 | GND | System ground (optional) |
| 9 | RXD | Receive data output |
| 10 | INH | Battery related output for controlling an external voltage regulator |
| 11 | TXD | Transmit data input; active low output (strong pull down) after a local wake-up request |
| 12 | NRES | Output undervoltage and watchdog reset (open drain) |
| 13 | WD_OSC | External resistor for adjustable watchdog timing |
| 14 | TM | For factory testing only (tie to ground) |
| 15 | MODE | Low, watchdog is on; high, watchdog is off |
| 16 | KL_15 | Ignition detection (edge sensitive) |
| 17 | GND | System ground (optional) |
| 18 | PVCC | 3.3V/5V regulator sense input pin |
| 19 | VCC | 3.3V/5V regulator output/driver pin <br> 20 |
| Vas | Battery supply |  |

## 3. Functional Description

### 3.1 Physical Layer Compatibility

Since the LIN physical layer is independent from higher LIN layers (e.g., the LIN protocol layer), all nodes with a LIN physical layer according to revision $2 . x$ can be mixed with LIN physical layer nodes, which, according to older versions (i.e., LIN 1.0, LIN 1.1, LIN 1.2, LIN 1.3), are without any restrictions.

### 3.2 Supply Pin (VS)

The LIN operating voltage is $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ to 27 V . An undervoltage detection is implemented to disable data transmission if $\mathrm{V}_{\mathrm{S}}$ falls below $\mathrm{VS}_{\mathrm{th}}<4 \mathrm{~V}$ in order to avoid false bus messages. After switching on VS, the IC starts in Fail-safe Mode, and the voltage regulator is switched on.
The supply current is typically $10 \mu \mathrm{~A}$ in Sleep Mode and $57 \mu \mathrm{~A}$ in Silent Mode.

### 3.3 Ground Pin (GND)

The IC does not affect the LIN Bus in the event of GND disconnection. It is able to handle a ground shift up to $11.5 \%$ of VS. The mandatory system ground is pin 5.

### 3.4 Voltage Regulator Output Pin (VCC)

The internal $3.3 \mathrm{~V} / 5 \mathrm{~V}$ voltage regulator is capable of driving loads up to 85 mA . It is able to supply the microcontroller and other ICs on the PCB and is protected against overloads by means of current limitation and overtemperature shut-down. Furthermore, the output voltage is monitored and will cause a reset signal at the NRES output pin if it drops below a defined threshold $\mathrm{V}_{\text {thun }}$. To boost up the maximum load current, an external NPN transistor may be used, with its base connected to the VCC pin and its emitter connected to PVCC.

### 3.5 Voltage Regulator Sense Pin (PVCC)

The PVCC is the sense input pin of the $3.3 \mathrm{~V} / 5 \mathrm{~V}$ voltage regulator. For normal applications (i.e., when only using the internal output transistor), this pin is connected to the VCC pin. If an external boosting transistor is used, the PVCC pin must be connected to the output of this transistor, i.e., its emitter terminal.

### 3.6 Bus Pin (LIN)

A low-side driver with internal current limitation and thermal shutdown and an internal pull-up resistor compliant with the LIN 2.x specification are implemented. The allowed voltage range is between -27 V and +40 V . Reverse currents from the LIN bus to VS are suppressed, even in the event of GND shifts or battery disconnection. LIN receiver thresholds are compatible with the LIN protocol specification. The fall time from recessive to dominant bus state and the rise time from dominant to recessive bus state are slope controlled.

### 3.7 Input/Output Pin (TXD)

In Normal Mode the TXD pin is the microcontroller interface used to control the state of the LIN output. TXD must be pulled to ground in order to have a low LIN-bus. If TXD is high or unconnected (internal pull-up resistor), the LIN output transistor is turned off, and the bus is in recessive state. During Fail-safe Mode, this pin is used as output. It is current-limited to $<8 \mathrm{~mA}$. and is latched to low if the last wake-up event was from pin WAKE or KL_15.

### 3.8 TXD Dominant Time-out Function

The TXD input has an internal pull-up resistor. An internal timer prevents the bus line from being driven permanently in dominant state. If TXD is forced to low for longer than $t_{D O M}>6 \mathrm{~ms}$, the LIN-bus driver is switched to recessive state.
To reactivate the LIN bus driver, switch TXD to high (> $10 \mu \mathrm{~s}$ ).
The time-out function is disabled in the ATA6626C. Switching to dominant level on the LIN bus occurs without any time limitations.

### 3.9 Output Pin (RXD)

This output pin reports the state of the LIN-bus to the microcontroller. LIN high (recessive state) is reported by a high level at RXD; LIN low (dominant state) is reported by a low level at RXD. The output has an internal pull-up resistor with typically $5 \mathrm{k} \Omega$ to VCC. The AC characteristics can be defined with an external load capacitor of 20 pF .
The output is short-circuit protected. RXD is switched off in Unpowered Mode (i.e., $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ ).

### 3.10 Enable Input Pin (EN)

The Enable Input pin controls the operation mode of the device. If EN is high, the circuit is in Normal Mode, with transmission paths from TXD to LIN and from LIN to RXD both active. The VCC voltage regulator operates with $3.3 \mathrm{~V} / 5 \mathrm{~V} / 85 \mathrm{~mA}$ output capability.
If EN is switched to low while TXD is still high, the device is forced to Silent Mode. No data transmission is then possible, and the current consumption is reduced to $I_{\text {Vs }}$ typ. $57 \mu \mathrm{~A}$. The VCC regulator has its full functionality.

If EN is switched to low while TXD is low, the device is forced to Sleep Mode. No data transmission is possible, and the voltage regulator is switched off.

### 3.11 Wake Input Pin (WAKE)

The Wake Input pin is a high-voltage input used to wake up the device from Sleep Mode or Silent Mode. It is usually connected to an external switch in the application to generate a local wake-up. A pull-up current source, typically $10 \mu \mathrm{~A}$, is implemented.
If a local wake-up is not needed in the application, connect the Wake pin directly to the VS pin.

### 3.12 Mode Input Pin (MODE)

Connect the MODE pin directly or via an external resistor to GND for normal watchdog operation. To debug the software of the connected microcontroller, connect MODE pin to $3.3 \mathrm{~V} / 5 \mathrm{~V}$ and the watchdog is switched off.

### 3.13 TM Input Pin

The TM pin is used for final production measurements at Atmel ${ }^{\circledR}$. In normal application, it has to be always connected to GND.

### 3.14 KL_15 Pin

The KL_15 pin is a high-voltage input used to wake up the device from Sleep or Silent Mode. It is an edge sensitive pin (low-tohigh transition). It is usually connected to ignition to generate a local wake-up in the application when the ignition is switched on. Although KL_15 pin is at high voltage $\left(\mathrm{V}_{\text {Batt }}\right)$, it is possible to switch the IC into Sleep or Silent Mode. Connect the KL_15 pin directly to GND if you do not need it. A debounce timer with a typical Tdb $_{\text {kI_ }} 15$ of $160 \mu \mathrm{~s}$ is implemented.
The input voltage threshold can be adjusted by varying the external resistor due to the input current $\mathrm{I}_{\mathrm{KL}-15}$. To protect this pin against voltage transients, a serial resistor of $47 \mathrm{k} \Omega$ and a ceramic capacitor of 100 nF are recommended. With this RC combination you can increase the wake-up time $\mathrm{Tw}_{\mathrm{KL}} 15$ and, therefore, the sensitivity against transients on the ignition KI.15.
You can also increase the wake-up time using external capacitors with higher values.

### 3.15 INH Output Pin

The INH Output pin is used to switch an external voltage regulator on during Normal or Fail-safe Mode. The INH pin is switched off in Sleep or Silent Mode. It is possible to switch off the external $1 \mathrm{k} \Omega$ master resistor via the INH pin for master node applications. The INH pin is switched off during VCC undervoltage reset.

### 3.16 Reset Output Pin (NRES)

The Reset Output pin, an open drain output, switches to low during $\mathrm{V}_{\mathrm{CC}}$ undervoltage or a watchdog failure.

### 3.17 WD_OSC Output Pin

The WD_OSC Output pin provides a typical voltage of 1.2 V , which supplies an external resistor with values between $34 \mathrm{k} \Omega$ and $120 \mathrm{k} \Omega$ to adjust the watchdog oscillator time.

### 3.18 NTRIG Input Pin

The NTRIG Input pin is the trigger input for the window watchdog. A pull-up resistor is implemented. A negative edge triggers the watchdog. The trigger signal (low) must exceed a minimum time $\mathrm{t}_{\text {trigmin }}$ to generate a watchdog trigger.

### 3.19 Wake-up Events from Sleep or Silent Mode

- LIN-bus
- WAKE pin
- EN pin
- KL_15


## 4. Modes of Operation

Figure 4-1. Modes of Operation


Table 4-1. Table of Modes

| Mode of <br> Operation | Transceiver | VCC | Watchdog | WD_OSC | INH | RXD | LIN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fail-safe | Off | $3.3 \mathrm{~V} / 5 \mathrm{~V}$ | On | 1.23 V | On | High, <br> except after wake-up | Recessive |
| Normal | On | $3.3 \mathrm{~V} / 5 \mathrm{~V}$ | On | 1.23 V | On | LIN depending | TXD depending |
| Silent | Off | $3.3 \mathrm{~V} / 5 \mathrm{~V}$ | Off | OV | Off | High | Recessive |
| Sleep | Off | OV | Off | OV | Off | OV | Recessive |

### 4.1 Normal Mode

This is the normal transmitting and receiving mode of the LIN Interface in accordance with the LIN specification LIN 2.x. The voltage regulator is active and can source up to 85 mA . The undervoltage detection is activated. The watchdog needs a trigger signal from NTRIG to avoid resets at NRES. If NRES is switched to low, the IC changes its state to Fail-safe Mode.

### 4.2 Silent Mode

A falling edge at EN when TXD is high switches the IC into Silent Mode. The TXD Signal has to be logic high during the Mode Select window (see Figure 4-2). The transmission path is disabled in Silent Mode. The overall supply current from $\mathrm{V}_{\text {Batt }}$ is a combination of the $I_{\text {VSsi }}=57 \mu \mathrm{~A}$ plus the VCC regulator output current $\mathrm{I}_{\mathrm{VCC}}$.
The internal slave termination between the LIN pin and the VS pin is disabled in Silent Mode, only a weak pull-up current (typically $10 \mu \mathrm{~A}$ ) between the LIN pin and the VS pin is present. Silent Mode can be activated independently from the actual level on the LIN, WAKE, or KL_15 pins.
If an undervoltage condition occurs, NRES is switched to low, and the IC changes its state to Fail-safe Mode.
A voltage less than the LIN Pre_Wake detection VLINL at the LIN pin activates the internal LIN receiver and switches on the internal slave termination between the LIN pin and the $\mathrm{V}_{\mathrm{S}}$ pin.

Figure 4-2. Switch to Silent Mode


A falling edge at the LIN pin followed by a dominant bus level maintained for a certain time period ( $>\mathrm{t}_{\text {bus }}$ ) and the following rising edge at the LIN pin (see Figure 4-3 on page 9) results in a remote wake-up request. The device switches from Silent Mode to Fail-safe Mode. The remote wake-up request is indicated by a low level at the RXD pin to interrupt the microcontroller (see Figure 4-3 on page 9). EN high can be used to switch directly to Normal Mode.

Figure 4-3. LIN Wake Up from Silent Mode


### 4.3 Sleep Mode

A falling edge at EN when TXD is low switches the IC into Sleep Mode. The TXD Signal has to be logic low during the Mode Select window (Figure 4-4 on page 10). In order to avoid any influence to the LIN-pin during switching into sleep mode it is possible to switch the EN up to $3.2 \mu$ s earlier to LOW than the TXD. Therefore, the best and easiest way are two falling edges at TXD and EN at the same time. The transmission path is disabled in Sleep Mode. The supply current $\mathrm{I}_{\text {Vssleep }}$ from $\mathrm{V}_{\text {Batt }}$ is typically $10 \mu \mathrm{~A}$.
The VCC regulator is switched off. NRES and RXD are low. The internal slave termination between the LIN pin and VS pin is disabled, only a weak pull-up current (typically $10 \mu \mathrm{~A}$ ) between the LIN pin and the VS pin is present. Sleep Mode can be activated independently from the current level on the LIN, WAKE, or KL_15 pin.
A voltage less than the LIN Pre_Wake detection VLINL at the LIN pin activates the internal LIN receiver and switches on the internal slave termination between the LIN pin and the $\mathrm{V}_{\mathrm{S}}$ pin.
A falling edge at the LIN pin followed by a dominant bus level maintained for a certain time period ( $>t_{\text {bus }}$ ) and a following rising edge at pin LIN results in a remote wake-up request. The device switches from Sleep Mode to Fail-safe Mode.
The VCC regulator is activated, and the remote wake-up request is indicated by a low level at the RXD pin to interrupt the microcontroller (see Figure 4-5 on page 11).
EN high can be used to switch directly from Sleep/Silent to Fail-safe Mode. If EN is still high after VCC ramp up and undervoltage reset time, the IC switches to the Normal Mode.

Figure 4-4. Switch to Sleep Mode


### 4.4 Fail-safe Mode

The device automatically switches to Fail-safe Mode at system power-up. The voltage regulator is switched on (see Figure 5-1 on page 13). The NRES output switches to low for $\mathrm{t}_{\text {res }}=4 \mathrm{~ms}$ and gives a reset to the microcontroller. LIN communication is switched off. The IC stays in this mode until EN is switched to high. The IC then changes to Normal Mode. A power down of $\mathrm{V}_{\text {Batt }}$ $\left(\mathrm{V}_{\mathrm{S}}<3.7 \mathrm{~V}\right)$ during Silent or Sleep Mode switches the IC into Fail-safe Mode after power up. A low at NRES switches into Failsafe Mode directly. During Fail-safe Mode the TXD pin is an output and signals the last wake-up source.

### 4.5 Unpowered Mode

If you connect battery voltage to the application circuit, the voltage at the VS pin increases according to the block capacitor (see Figure 5-1 on page 13). After VS is higher than the VS undervoltage threshold $\mathrm{VS}_{\mathrm{th}}$, the IC mode changes from Unpowered Mode to Fail-safe Mode. The VCC output voltage reaches its nominal value after $\mathrm{t}_{\mathrm{Vcc}}$. This time, $\mathrm{t}_{\mathrm{VCc}}$, depends on the VCC capacitor and the load.
The NRES is low for the reset time delay $\mathrm{t}_{\text {reset }}$. During this time, $\mathrm{t}_{\text {reset }}$, no mode change is possible.
Figure 4-5. LIN Wake Up from Sleep Mode


## 5. Wake-up Scenarios from Silent or Sleep Mode

### 5.1 Remote Wake-up via Dominant Bus State

A voltage less than the LIN Pre_Wake detection $\mathrm{V}_{\text {LINL }}$ at the LIN pin activates the internal LIN receiver.
A falling edge at the LIN pin followed by a dominant bus level $V_{\text {BUSdom }}$ maintained for a certain time period (> $t_{B U S}$ ) and a rising edge at pin LIN result in a remote wake-up request. The device switches from Silent or Sleep Mode to Fail-safe Mode. The VCC voltage regulator is/remains activated, the INH pin is switched to high, and the remote wake-up request is indicated by a low level at the RXD pin to generate an interrupt for the microcontroller. A low level at the LIN pin in the Normal Mode starts the bus wake-up filtering time, and if the IC is switched to Silent or Sleep Mode, it will receive a wake-up after a positive edge at the LIN pin.

### 5.2 Local Wake-up via Pin WAKE

A falling edge at the WAKE pin followed by a low level maintained for a certain time period (> $t_{\text {WAKE }}$ ) results in a local wake-up request. The device switches to Fail-safe Mode. The local wake-up request is indicated by a low level at the RXD pin to generate an interrupt in the microcontroller and a strong pull down at TXD. When the Wake pin is low, it is possible to switch to Silent or Sleep Mode via pin EN. In this case, the wake-up signal has to be switched to high > $10 \mu$ s before the negative edge at WAKE starts a new local wake-up request.

### 5.3 Local Wake-up via Pin KL_15

A positive edge at pin KL_15 followed by a high voltage level for a certain time period (> $\mathrm{t}_{\mathrm{KL} \_} 15$ ) results in a local wake-up request. The device switches into the Fail-safe Mode. The extra long wake-up time ensures that no transients at KL_15 create a wake up. The local wake-up request is indicated by a low level at the RXD pin to generate an interrupt for the microcontroller and a strong pull down at TXD. During high-level voltage at pin KL_15, it is possible to switch to Silent or Sleep Mode via pin EN. In this case, the wake-up signal has to be switched to low $>250 \mu$ s before the positive edge at KL_ 15 starts a new local wake-up request. With external RC combination, the time is even longer.

### 5.4 Wake-up Source Recognition

The device can distinguish between a local wake-up request (Wake or KL_15 pins) and a remote wake-up request (dominant LIN bus state). The wake-up source can be read on the TXD pin in Fail-safe Mode. A high level indicates a remote wake-up request (weak pull up at the TXD pin); a low level indicates a local wake-up request (strong pull down at the TXD pin). The wake-up request flag (signalled on the RXD pin), as well as the wake-up source flag (signalled on the TXD pin), is immediately reset if the microcontroller sets the EN pin to high (see Figure 4-2 on page 8 and Figure $4-3$ on page 9) and the IC is in Normal Mode. The last wake-up source flag is stored and signalled in Fail-safe Mode at the TXD pin.

### 5.5 Fail-safe Features

- During a short-circuit at LIN to $V_{\text {Battery, }}$, the output limits the output current to $I_{\text {BUs_lim }}$. Due to the power dissipation, the chip temperature exceeds $\mathrm{T}_{\text {LINoff }}$, and the LIN output is switched off. The chip cools down and after a hysteresis of $\mathrm{T}_{\text {hys }}$, switches the output on again. RXD stays on high because LIN is high. During LIN overtemperature switch-off, the VCC regulator works independently.
- During a short-circuit from LIN to GND the IC can be switched into Sleep or Silent Mode. If the short-circuit disappears, the IC starts with a remote wake-up.
- The reverse current is very low $<2 \mu \mathrm{~A}$ at the LIN pin during loss of $\mathrm{V}_{\text {Batt }}$. This is optimal behavior for bus systems where some slave nodes are supplied from battery or ignition.
- During a short circuit at VCC, the output limits the output current to $I_{\text {VCClim }}$. Because of undervoltage, NRES switches to low and sends a reset to the microcontroller. The IC switches into Fail-safe Mode. If the chip temperature exceeds the value $T_{\text {VCCoff, }}$, the VCC output switches off. The chip cools down and after a hysteresis of $T_{\text {hys }}$, switches the output on again. Because of the Fail-safe Mode, the VCC voltage will switch on again although EN is switched off from the microcontroller. The microcontroller can start with its normal operation.
- EN pin provides a pull-down resistor to force the transceiver into recessive mode if EN is disconnected.
- RXD pin is set floating if $\mathrm{V}_{\text {Batt }}$ is disconnected.
- TXD pin provides a pull-up resistor to force the transceiver into recessive mode if TXD is disconnected.
- If TXD is short-circuited to GND, it is possible to switch to Sleep Mode via ENABLE after $\mathrm{t}_{\text {dom }}>20 \mathrm{~ms}$ (only for Atmel ${ }^{\circledR}$ ATA6622C/ATA6624C).
- If the WD_OSC pin has a short-circuit to GND and the NTRIG Signal has a period time $>27 \mathrm{~ms}$, the watchdog runs with an internal oscillator and guarantees a reset after the second NTRIG signal at the latest.
- If the resistor at WO_OSC pin is disconnected, the watchdog runs with an internal oscillator and guarantees a reseet after the second NTRIG signal at the latest.


### 5.6 Voltage Regulator

The voltage regulator needs an external capacitor for compensation and for smoothing the disturbances from the microcontroller. It is recommended to use an electrolythic capacitor with $\mathrm{C}>1.8 \mu \mathrm{~F}$ and a ceramic capacitor with $\mathrm{C}=100 \mathrm{nF}$. The values of these capacitors can be varied by the customer, depending on the application.
The main power dissipation of the IC is created from the VCC output current $\mathrm{I}_{\mathrm{VCC}}$, which is needed for the application. In Figure $5-2$ on page 13 the safe operating area of the Atmel ATA6624C/ATA6626C is shown.

Figure 5-1. VCC Voltage Regulator: Ramp-up and Undervoltage Detection


Figure 5-2. Power Dissipation: Safe Operating Area: VCC Output Current versus Supply Voltage $\mathbf{V}_{\mathrm{S}}$ at Different Ambient Temperatures Due to $R_{\text {thja }}=35 \mathrm{~K} / \mathrm{W}$


For programming purposes of the microcontroller it is potentially necessary to supply the $\mathrm{V}_{\mathrm{CC}}$ output via an external power supply while the $V_{S}$ Pin of the system basis chip is disconnected. This will not affect the system basis chip.

## 6. Watchdog

The watchdog anticipates a trigger signal from the microcontroller at the NTRIG (negative edge) input within a time window of $T_{w d}$. The trigger signal must exceed a minimum time $t_{\text {trigmin }}>200 \mathrm{~ns}$. If a triggering signal is not received, a reset signal will be generated at output NRES. The timing basis of the watchdog is provided by the internal oscillator. Its time period, $T_{\text {osc }}$, is adjustable via the external resistor $\mathrm{R}_{\text {wd_osc }}(34 \mathrm{k} \Omega$ to $120 \mathrm{k} \Omega)$.
During Silent or Sleep Mode the watchdog is switched off to reduce current consumption.
The minimum time for the first watchdog pulse is required after the undervoltage reset at NRES disappears. It is defined as lead time $t_{d}$. After wake up from Sleep or Silent Mode, the lead time $t_{d}$ starts with the negative edge of the RXD output.

### 6.1 Typical Timing Sequence with $R_{\text {wd_osc }}=51 \mathrm{k} \Omega$

The trigger signal $T_{w d}$ is adjustable between 20 ms and 64 ms using the external resistor $R_{\text {WD_osc }}$.
For example, with an external resistor of $R_{W D \_O S C}=51 \mathrm{k} \Omega \pm 1 \%$, the typical parameters of the watchdog are as follows:
$\mathrm{t}_{\text {osc }}=0.405 \times \mathrm{R}_{\text {WD_osc }}-0.0004 \times\left(\mathrm{R}_{\text {WD_osc }}\right)^{2}\left(R_{\text {WD_osc }}\right.$ in $\mathrm{k} \Omega ; \mathrm{t}_{\text {osc }}$ in $\left.\mu \mathrm{s}\right)$
$\mathrm{t}_{\mathrm{OSC}}=19.6 \mu \mathrm{~s}$ due to $51 \mathrm{k} \Omega$
$\mathrm{t}_{\mathrm{d}}=7895 \times 19.6 \mu \mathrm{~s}=155 \mathrm{~ms}$
$\mathrm{t}_{1}=1053 \times 19.6 \mu \mathrm{~s}=20.6 \mathrm{~ms}$
$\mathrm{t}_{2}=1105 \times 19.6 \mu \mathrm{~s}=21.6 \mathrm{~ms}$
$\mathrm{t}_{\text {nres }}=$ constant $=4 \mathrm{~ms}$
After ramping up the battery voltage, the $3.3 \mathrm{~V} / 5 \mathrm{~V}$ regulator is switched on. The reset output NRES stays low for the time $\mathrm{t}_{\text {reset }}$ (typically 4 ms ), then it switches to high, and the watchdog waits for the trigger sequence from the microcontroller. The lead time, $t_{d}$, follows the reset and is $t_{d}=155 \mathrm{~ms}$. In this time, the first watchdog pulse from the microcontroller is required. If the trigger pulse NTRIG occurs during this time, the time $t_{1}$ starts immediately. If no trigger signal occurs during the time $t_{d}$, a watchdog reset with $t_{\text {NRES }}=4 \mathrm{~ms}$ will reset the microcontroller after $t_{d}=155 \mathrm{~ms}$. The times $t_{1}$ and $t_{2}$ have a fixed relationship between each other. A triggering signal from the microcontroller is anticipated within the time frame of $t_{2}=21.6 \mathrm{~ms}$. To avoid false triggering from glitches, the trigger pulse must be longer than $t_{T R I G, \min }>200 \mathrm{~ns}$. This slope serves to restart the watchdog sequence. If the triggering signal fails in this open window $t_{2}$, the NRES output will be drawn to ground. A triggering signal during the closed window $\mathrm{t}_{1}$ immediately switches NRES to low.

Figure 6-1. Timing Sequence with $R_{\text {wD_osc }}=51 \mathrm{k} \Omega$


### 6.2 Worst Case Calculation with $R_{\text {WD_osc }}=51 \mathrm{k} \Omega$

The internal oscillator has a tolerance of $20 \%$. This means that $t_{1}$ and $t_{2}$ can also vary by $20 \%$. The worst case calculation for the watchdog period $t_{w d}$ is calculated as follows.
The ideal watchdog time $t_{w d}$ is between the maximum $t_{1}$ and the minimum $t_{1}$ plus the minimum $t_{2}$.
$\mathrm{t}_{1, \text { min }}=0.8 \times \mathrm{t}_{1}=16.5 \mathrm{~ms}, \mathrm{t}_{1, \text { max }}=1.2 \times \mathrm{t}_{1}=24.8 \mathrm{~ms}$
$\mathrm{t}_{2, \text { min }}=0.8 \times \mathrm{t}_{2}=17.3 \mathrm{~ms}, \mathrm{t}_{2, \text { max }}=1.2 \times \mathrm{t}_{2}=26 \mathrm{~ms}$
$\mathrm{t}_{\text {wdmax }}=\mathrm{t}_{1 \text { min }}+\mathrm{t}_{2 \text { min }}=16.5 \mathrm{~ms}+17.3 \mathrm{~ms}=33.8 \mathrm{~ms}$
$\mathrm{t}_{\text {wdmin }}=\mathrm{t}_{1 \text { max }}=24.8 \mathrm{~ms}$
$\mathrm{t}_{\mathrm{wd}}=29.3 \mathrm{~ms} \pm 4.5 \mathrm{~ms}( \pm 15 \%)$
A microcontroller with an oscillator tolerance of $\pm 15 \%$ is sufficient to supply the trigger inputs correctly.

Table 6-1. Typical Watchdog Timings

| $\underset{\mathrm{R}_{\mathrm{KD}} \mathrm{OSc}}{ }$ | Oscillator Period $\mathrm{t}_{\mathrm{osc}} /$ / s | Lead Time $\mathrm{t}_{\mathrm{d}} / \mathrm{ms}$ | Closed Window $\mathrm{t}_{1} / \mathrm{ms}$ | Open Window $\mathrm{t}_{2} / \mathrm{ms}$ | Trigger Period from Microcontroller $\mathrm{t}_{\text {wd }} / \mathrm{ms}$ | Reset Time $\mathrm{t}_{\text {nres }} / \mathrm{ms}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 34 | 13.3 | 105 | 14.0 | 14.7 | 19.9 | 4 |
| 51 | 19.61 | 154.8 | 20.64 | 21.67 | 29.32 | 4 |
| 91 | 33.54 | 264.80 | 35.32 | 37.06 | 50.14 | 4 |
| 120 | 42.84 | 338.22 | 45.11 | 47.34 | 64.05 | 4 |

## 7. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameters | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage $\mathrm{V}_{\mathrm{S}}$ | $\mathrm{V}_{\mathrm{S}}$ | -0.3 |  | +40 | V |
| Pulse time $\leq 500 \mathrm{~ms} ; \mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ Output current $\mathrm{I}_{\mathrm{VCC}} \leq 85 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{S}}$ |  |  | +40 | V |
| Pulse time $\leq 2 \mathrm{~min} ; \mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ Output current $\mathrm{I}_{\mathrm{VCC}} \leq 85 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{S}}$ |  |  | 27 | V |
| WAKE (with $33 \mathrm{k} \Omega$ serial resistor) <br> KL_15 (with $47 \mathrm{k} \Omega / 100 \mathrm{nF}$ ) <br> DC voltage <br> Transient voltage due to ISO7637 (coupling 1nF) |  | $\begin{gathered} -1 \\ -150 \end{gathered}$ |  | $\begin{gathered} +40 \\ +100 \end{gathered}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| INH <br> - DC voltage |  | -0.3 |  | $\mathrm{V}_{S}+0.3$ | V |
| LIN <br> - DC voltage |  | -27 |  | +40 | V |
| Logic pins (RxD, TxD, EN, NRES, NTRIG, WD_OSC, MODE, TM) |  | -0.3 |  | +5.5 | V |
| Output current NRES | $I_{\text {NRES }}$ |  |  | +2 | mA |
| PVCC DC voltage VCC DC voltage |  | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ |  | $\begin{aligned} & +5.5 \\ & +6.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| ESD according to IBEE LIN EMC <br> Test Spec. 1.0 following IEC 61000-4-2 <br> - Pin VS, LIN, KL_15 ( $47 \mathrm{k} \Omega / 100 \mathrm{nF}$ ) to GND <br> - Pin WAKE (33k $\Omega$ serial resistor) to GND |  | $\begin{aligned} & \pm 6 \\ & \pm 5 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{KV} \\ & \mathrm{KV} \end{aligned}$ |
| ESD HBM following STM5.1 with $1.5 \mathrm{k} \Omega$ 100pF <br> - Pin VS, LIN, KL_15, WAKE to GND |  | $\pm 6$ |  |  | KV |
| HBM ESD <br> ANSI/ESD-STM5.1 <br> JESD22-A114 <br> AEC-Q100 (002) |  | $\pm 3$ |  |  | KV |
| CDM ESD STM 5.3.1 |  | $\pm 750$ |  |  | V |
| Machine Model ESD AEC-Q100-RevF(003) |  | $\pm 200$ |  |  | V |
| Junction temperature | $\mathrm{T}_{\mathrm{j}}$ | -40 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | T | -55 |  | +150 | ${ }^{\circ} \mathrm{C}$ |

## 8. Thermal Characteristics

| Parameters | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal resistance junction to heat slug | $\mathrm{R}_{\text {thic }}$ |  |  | 10 | K/W |
| Thermal resistance junction to ambient, where heat slug is soldered to PCB | $\mathrm{R}_{\text {thia }}$ |  | 35 |  | K/W |
| Thermal shutdown of VCC regulator |  | 150 | 165 | 170 | ${ }^{\circ} \mathrm{C}$ |
| Thermal shutdown of LIN output |  | 150 | 165 | 170 | ${ }^{\circ} \mathrm{C}$ |
| Thermal shutdown hysteresis |  |  | 10 |  | ${ }^{\circ} \mathrm{C}$ |

## 9. Electrical Characteristics

$5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<27 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{Tj}<150^{\circ} \mathrm{C}$, unless otherwise specified. All values refer to GND pins

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VS Pin |  |  |  |  |  |  |  |  |
| 1.1 | Nominal DC voltage range |  | VS | $\mathrm{V}_{\mathrm{S}}$ | 5 |  | 27 | V | A |
| 1.2 | Supply current in Sleep Mode | Sleep Mode $\begin{aligned} & \mathrm{V}_{\mathrm{LIN}}>\mathrm{V}_{\mathrm{S}}-0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}<14 \mathrm{~V}\left(\mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\right) \end{aligned}$ | VS | $I_{\text {VSsleep }}$ | 3 | 10 | 14 | $\mu \mathrm{A}$ | B |
|  |  | Sleep Mode $\begin{aligned} & V_{\text {LIN }}>\mathrm{V}_{\mathrm{S}}-0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}<14 \mathrm{~V}\left(\mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}\right) \end{aligned}$ | VS | $I_{\text {VSsleep }}$ | 5 | 11 | 16 | $\mu \mathrm{A}$ | A |
| 1.3 | Supply current in Silent Mode | Bus recessive $\mathrm{V}_{\mathrm{S}}<14 \mathrm{~V}\left(\mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\right)$ <br> Without load at VCC | VS | $\mathrm{I}_{\text {VSsi }}$ | 47 | 57 | 67 | $\mu \mathrm{A}$ | B |
|  |  | Bus recessive $\mathrm{V}_{\mathrm{S}}<14 \mathrm{~V}\left(\mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}\right)$ <br> Without load at VCC | VS | $\mathrm{I}_{\text {VSsi }}$ | 56 | 66 | 76 | $\mu \mathrm{A}$ | A |
| 1.4 | Supply current in Normal Mode | Bus recessive $V_{S}<14 V$ <br> Without load at VCC | VS | $\mathrm{I}_{\text {VSrec }}$ | 0.3 |  | 0.8 | mA | A |
| 1.5 | Supply current in Normal Mode | Bus dominant $V_{S}<14 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{CC}}$ load current 50 mA | VS | $I_{\text {VSdom }}$ | 50 |  | 53 | mA | A |
| 1.6 | Supply current in Failsafe Mode | Bus recessive $V_{S}<14 V$ <br> Without load at VCC | VS | $\mathrm{I}_{\text {Vffail }}$ | 250 |  | 550 | $\mu \mathrm{A}$ | A |
| 1.7 | $\mathrm{V}_{\mathrm{S}}$ undervoltage threshold |  | VS | $\mathrm{V}_{\text {Sth }}$ | 3.7 | 4.4 | 5 | V | A |
| 1.8 | VS undervoltage threshold hysteresis |  | VS | $\mathrm{V}_{\text {Sth_hys }}$ |  | 0.2 |  | V | A |
| 2 | RXD Output Pin |  |  |  |  |  |  |  |  |
| 2.1 | Low-level output sink current | Normal Mode $\begin{aligned} & \mathrm{V}_{\mathrm{LIN}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{RXD}}=0.4 \mathrm{~V} \end{aligned}$ | RXD | $\mathrm{I}_{\mathrm{RXD}}$ | 1.3 | 2.5 | 8 | mA | A |
| 2.2 | Low-level output voltage | $\mathrm{I}_{\mathrm{RXD}}=1 \mathrm{~mA}$ | RXD | $\mathrm{V}_{\text {RXDL }}$ |  |  | 0.4 | V | A |
| 2.3 | Internal resistor to $\mathrm{V}_{\mathrm{CC}}$ |  | RXD | $\mathrm{R}_{\text {RXD }}$ | 3 | 5 | 7 | $\mathrm{k} \Omega$ | A |
| 3 | TXD Input/Output Pin |  |  |  |  |  |  |  |  |
| 3.1 | Low-level voltage input |  | TXD | $\mathrm{V}_{\text {TXDL }}$ | -0.3 |  | +0.8 | V | A |
| 3.2 | High-level voltage input |  | TXD | $\mathrm{V}_{\text {TXDH }}$ | 2 |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}{ }^{+} \\ 0.3 \mathrm{~V} \end{gathered}$ | V | A |
| 3.3 | Pull-up resistor | $\mathrm{V}_{\text {TXD }}=0 \mathrm{~V}$ | TXD | $\mathrm{R}_{\text {TXD }}$ | 125 | 250 | 400 | $\mathrm{k} \Omega$ | A |
| 3.4 | High-level leakage current | $\mathrm{V}_{\text {TXD }}=\mathrm{VCC}$ | TXD | $I_{\text {TXD }}$ | -3 |  | +3 | $\mu \mathrm{A}$ | A |
| 3.5 | Low-level output sink current at local wake-up request | Fail-safe Mode $\mathrm{V}_{\mathrm{LIN}}=\mathrm{V}_{\mathrm{S}}$ <br> $V_{\text {WAKE }}=0 \mathrm{~V}$ <br> $\mathrm{V}_{\text {TXD }}=0.4 \mathrm{~V}$ | TXD | $\mathrm{I}_{\text {TXDwake }}$ | 2 | 2.5 | 8 | mA | A |
| 4 | EN Input Pin |  |  |  |  |  |  |  |  |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter

## 9. Electrical Characteristics (Continued)

$5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<27 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{Tj}<150^{\circ} \mathrm{C}$, unless otherwise specified. All values refer to GND pins

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4.1 | Low-level voltage input |  | EN | $V_{\text {ENL }}$ | -0.3 |  | +0.8 | V | A |
| 4.2 | High-level voltage input |  | EN | $\mathrm{V}_{\text {ENH }}$ | 2 |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}+ \\ 0.3 \mathrm{~V} \end{gathered}$ | V | A |
| 4.3 | Pull-down resistor | $V_{\text {EN }}=V_{C C}$ | EN | $\mathrm{R}_{\mathrm{EN}}$ | 50 | 125 | 200 | $\mathrm{k} \Omega$ | A |
| 4.4 | Low-level input current | $V_{E N}=0 \mathrm{~V}$ | EN | $\mathrm{I}_{\text {EN }}$ | -3 |  | +3 | $\mu \mathrm{A}$ | A |
| 5 | NTRIG Watchdog Input Pin |  |  |  |  |  |  |  |  |
| 5.1 | Low-level voltage input |  | NTRIG | $\mathrm{V}_{\text {NTRIGL }}$ | -0.3 |  | +0.8 | V | A |
| 5.2 | High-level voltage input |  | NTRIG | $\mathrm{V}_{\text {NTRIGH }}$ | 2 |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}+ \\ 0.3 \mathrm{~V} \end{gathered}$ | V | A |
| 5.3 | Pull-up resistor | $\mathrm{V}_{\text {NTRIG }}=0 \mathrm{~V}$ | NTRIG | $\mathrm{R}_{\text {NTRIG }}$ | 125 | 250 | 400 | $\mathrm{k} \Omega$ | A |
| 5.4 | High-level leakage current | $\mathrm{V}_{\text {NTRIG }}=\mathrm{V}_{\mathrm{CC}}$ | NTRIG | $\mathrm{I}_{\text {NTRIG }}$ | -3 |  | +3 | $\mu \mathrm{A}$ | A |
| 6 | Mode Input Pin |  |  |  |  |  |  |  |  |
| 6.1 | Low-level voltage input |  | MODE | $\mathrm{V}_{\text {Model }}$ | -0.3 |  | +0.8 | V | A |
| 6.2 | High-level voltage input |  | MODE | $V_{\text {Modeh }}$ | 2 |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}+ \\ 0.3 \mathrm{~V} \end{gathered}$ | V | A |
| 6.3 | Leakage current | $\begin{aligned} & \mathrm{V}_{\mathrm{MODE}}=\mathrm{V}_{\mathrm{CC}} \text { or } \\ & \mathrm{V}_{\text {MODE }}=0 \mathrm{~V} \end{aligned}$ | MODE | $I_{\text {mode }}$ | -3 |  | +3 | $\mu \mathrm{A}$ | A |
| 7 | INH Output Pin |  |  |  |  |  |  |  |  |
| 7.1 | High-level voltage | $\mathrm{I}_{\mathrm{INH}}=-15 \mathrm{~mA}$ | INH | $\mathrm{V}_{\text {INHH }}$ | $V_{S}-0.75$ |  | $\mathrm{V}_{\mathrm{S}}$ | V | A |
| 7.2 | Switch-on resistance between VS and INH |  | INH | $\mathrm{R}_{\text {INH }}$ |  | 30 | 50 | $\Omega$ | A |
| 7.3 | Leakage current | Sleep Mode $\mathrm{V}_{\mathrm{INH}}=0 \mathrm{~V} / 27 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=27 \mathrm{~V}$ | INH | $\mathrm{I}_{\mathrm{INHL}}$ | -3 |  | +3 | $\mu \mathrm{A}$ | A |
| 8 | LIN Bus Driver: Bus Load Conditions: <br> Load 1 (Small): $1 \mathrm{nF}, 1 \mathrm{k} \Omega$; Load 2 (Large): $10 \mathrm{nF}, 500 \Omega$; Internal Pull-up $R_{R X D}=5 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{RXD}}=20 \mathrm{pF}$ <br> Load 3 (Medium): 6.8nF, 660 , Characterized on Samples <br> 10.6 and 10.7 Specifies the Timing Parameters for Proper Operation at $20 \mathrm{kBit} / \mathrm{s}$ and 10.8 and 10.9 at $10.4 \mathrm{kBit} / \mathrm{s}$ |  |  |  |  |  |  |  |  |
| 8.1 | Driver recessive output voltage | Load1/Load2 | LIN | $V_{\text {BUSrec }}$ | $0.9 \times \mathrm{V}_{\mathrm{S}}$ |  | $\mathrm{V}_{\mathrm{S}}$ | V | A |
| 8.2 | Driver dominant voltage | $\begin{aligned} & V_{\text {vs }}=7 \mathrm{~V} \\ & \mathrm{R}_{\text {load }}=500 \Omega \end{aligned}$ | LIN | $V_{\text {_LoSup }}$ |  |  | 1.2 | V | A |
| 8.3 | Driver dominant voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{Vs}}=18 \mathrm{~V} \\ & \mathrm{R}_{\text {load }}=500 \Omega \end{aligned}$ | LIN | $V_{\text {_HiSUP }}$ |  |  | 2 | V | A |
| 8.4 | Driver dominant voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{vs}}=7.0 \mathrm{~V} \\ & \mathrm{R}_{\text {load }}=1000 \Omega \end{aligned}$ | LIN | $V_{\text {_LoSUP_1k }}$ | 0.6 |  |  | V | A |
| 8.5 | Driver dominant voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{vs}}=18 \mathrm{~V} \\ & \mathrm{R}_{\text {load }}=1000 \Omega \end{aligned}$ | LIN | $V_{\text {_HiSUP_1k }}$ | 0.8 |  |  | V | A |
| 8.6 | Pull-up resistor to $\mathrm{V}_{\mathrm{S}}$ | The serial diode is mandatory | LIN | $\mathrm{R}_{\text {LIN }}$ | 20 | 30 | 60 | k $\Omega$ | A |
| 8.7 | Voltage drop at the serial diodes | In pull-up path with $R_{\text {slave }}$ $I_{\text {SerDiode }}=10 \mathrm{~mA}$ | LIN | $\mathrm{V}_{\text {SerDiode }}$ | 0.4 |  | 1.0 | V | D |
| 8.8 | LIN current limitation $V_{\text {BUS }}=V_{\text {Batt_max }}$ |  | LIN | $I_{\text {BUS_LIM }}$ | 40 | 120 | 200 | mA | A |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter

## 9. Electrical Characteristics (Continued)

$5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<27 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{Tj}<150^{\circ} \mathrm{C}$, unless otherwise specified. All values refer to GND pins

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8.9 | Input leakage current at the receiver including pull-up resistor as specified | Input leakage current Driver off $\begin{aligned} & V_{\text {BUS }}=0 \mathrm{~V} \\ & V_{\text {Batt }}=12 \mathrm{~V} \end{aligned}$ | LIN | $I_{\text {BUS_PAS_dom }}$ | -1 | -0.35 |  | mA | A |
| 8.10 | Leakage current LIN recessive | Driver off $\begin{aligned} & 8 V<V_{\text {Batt }}<18 \mathrm{~V} \\ & 8 V<V_{\text {BUS }}<18 \mathrm{~V} \\ & V_{\text {BUS }} \geq V_{\text {Batt }} \end{aligned}$ | LIN | $\mathrm{I}_{\text {BUS_PAS_rec }}$ |  | 10 | 20 | $\mu \mathrm{A}$ | A |
| 8.11 | Leakage current when control unit disconnected from ground. Loss of local ground must not affect communication in the residual network. | $\begin{aligned} & \mathrm{GND}_{\text {Device }}=\mathrm{V}_{\mathrm{S}} \\ & \mathrm{~V}_{\text {Batt }}=12 \mathrm{~V} \\ & 0 \mathrm{~V}<\mathrm{V}_{\text {Bus }}<18 \mathrm{~V} \end{aligned}$ | LIN | $\mathrm{I}_{\text {BUS_NO_gnd }}$ | -10 | +0.5 | +10 | $\mu \mathrm{A}$ | A |
| 8.12 | Leakage current at a disconnected battery. Node has to sustain the current that can flow under this condition. Bus must remain operational under this condition. | $V_{\text {Batt }}$ disconnected <br> $V_{\text {SUP_Device }}=G N D$ <br> $0 \mathrm{~V}<\mathrm{V}_{\text {BUS }}<18 \mathrm{~V}$ | LIN | $\mathrm{I}_{\text {BUS_NO_bat }}$ |  | 0.1 | 2 | $\mu \mathrm{A}$ | A |
| 8.13 | Capacitance on pin LIN to GND |  | LIN | $\mathrm{C}_{\text {LIN }}$ |  |  | 20 | pF | D |
| 9 | LIN Bus Receiver |  |  |  |  |  |  |  |  |
| 9.1 | Center of receiver threshold | $\begin{aligned} & \mathrm{V}_{\text {BUS_CNT }}= \\ & \left(\mathrm{V}_{\text {th_dom }}+\mathrm{V}_{\text {th_rec }}\right) / 2 \end{aligned}$ | LIN | $V_{\text {BUS_CNT }}$ | $\begin{gathered} 0.475 \times \\ V_{\mathrm{S}} \end{gathered}$ | $\begin{gathered} 0.5 \times \\ V_{S} \end{gathered}$ | $\begin{gathered} 0.525 \times \\ V_{S} \end{gathered}$ | V | A |
| 9.2 | Receiver dominant state | $V_{E N}=5 \mathrm{~V}$ | LIN | $V_{\text {BUSdom }}$ |  |  | $0.4 \times \mathrm{V}_{\mathrm{S}}$ | V | A |
| 9.3 | Receiver recessive state | $V_{E N}=5 \mathrm{~V}$ | LIN | $V_{\text {BUSrec }}$ | $0.6 \times \mathrm{V}_{S}$ |  |  | V | A |
| 9.4 | Receiver input hysteresis | $\mathrm{V}_{\text {hys }}=\mathrm{V}_{\text {th_rec }}-\mathrm{V}_{\text {th_dom }}$ | LIN | $V_{\text {BUShys }}$ | $\begin{gathered} 0.028 \times \\ V_{S} \end{gathered}$ | $0.1 \times \mathrm{V}_{\mathrm{S}}$ | $\begin{gathered} 0.175 \times \\ V_{S} \end{gathered}$ | V | A |
| 9.5 | Pre_Wake detection LIN High-level input voltage |  | LIN | $\mathrm{V}_{\text {LINH }}$ | $\mathrm{V}_{S}-2 \mathrm{~V}$ |  | $\begin{aligned} & V_{S}+ \\ & 0.3 V \end{aligned}$ | V | A |
| 9.6 | Pre_Wake detection LIN Low-level input voltage | Activates the LIN receiver | LIN | $\mathrm{V}_{\text {LINL }}$ | -27 |  | $\begin{aligned} & V_{S}- \\ & 3.3 \mathrm{~V} \end{aligned}$ | V | A |
| 10 | Internal Timers |  |  |  |  |  |  |  |  |
| 10.1 | Dominant time for wakeup via LIN bus | $\mathrm{V}_{\text {LIN }}=0 \mathrm{~V}$ | LIN | $t_{\text {bus }}$ | 30 | 90 | 150 | $\mu \mathrm{s}$ | A |
| 10.2 | Time delay for mode change from Fail-safe into Normal Mode via EN pin | $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$ | EN | $\mathrm{t}_{\text {norm }}$ | 5 | 15 | 20 | $\mu \mathrm{s}$ | A |
| 10.3 | Time delay for mode change from Normal Mode to Sleep Mode via EN pin | $V_{E N}=0 \mathrm{~V}$ | EN | $\mathrm{t}_{\text {sleep }}$ | 2 | 7 | 12 | $\mu \mathrm{s}$ | A |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter

## 9. Electrical Characteristics (Continued)

$5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<27 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{Tj}<150^{\circ} \mathrm{C}$, unless otherwise specified. All values refer to GND pins

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10.4 | TXD dominant time-out time (ATA6626C disabled) | $\mathrm{V}_{\text {TXD }}=0 \mathrm{~V}$ | TXD | $\mathrm{t}_{\text {dom }}$ | 6 | 13 | 20 | ms | A |
| 10.5 | Time delay for mode change from Silent Mode into Normal Mode via EN | $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$ | EN | $t_{\text {s_n }}$ | 5 | 15 | 40 | $\mu \mathrm{s}$ | A |
| 10.6 | Duty cycle 1 | $\begin{aligned} & \mathrm{TH}_{\mathrm{Rec}(\text { max })}=0.744 \times \mathrm{V}_{\mathrm{S}} \\ & \mathrm{TH}_{\text {Dom(max }}=0.581 \times \mathrm{V}_{\mathrm{S}} \\ & \mathrm{~V}_{\mathrm{S}}=7.0 \mathrm{~V} \text { to } 18 \mathrm{~V} \\ & \mathrm{t}_{\text {Bit }}=50 \mu \mathrm{~s} \\ & \mathrm{D} 1=\mathrm{t}_{\text {bus_rec }(\text { min })} /\left(2 \times \mathrm{t}_{\mathrm{Bit}}\right) \end{aligned}$ | LIN | D1 | 0.396 |  |  |  | A |
| 10.7 | Duty cycle 2 | $\begin{aligned} & \mathrm{TH}_{\mathrm{Rec}(\text { min })}=0.422 \times \mathrm{V}_{\mathrm{S}} \\ & \mathrm{TH}_{\text {Dom(min) }}=0.284 \times \mathrm{V}_{\mathrm{S}} \\ & \mathrm{~V}_{\mathrm{S}}=7.6 \mathrm{~V} \text { to } 18 \mathrm{~V} \\ & \mathrm{t}_{\text {Bit }}=50 \mu \mathrm{~s} \\ & \mathrm{D} 2=\mathrm{t}_{\text {bus_rec }(\max )} /\left(2 \times \mathrm{t}_{\text {Bii }}\right) \end{aligned}$ | LIN | D2 |  |  | 0.581 |  | A |
| 10.8 | Duty cycle 3 | $\begin{aligned} & \mathrm{TH}_{\text {Rec }(\text { max })}=0.778 \times \mathrm{V}_{\mathrm{S}} \\ & \mathrm{TH}_{\text {Dom(max) }}=0.616 \times \mathrm{V}_{\mathrm{S}} \\ & \mathrm{~V}_{\mathrm{S}}=7.0 \mathrm{~V} \text { to } 18 \mathrm{~V} \\ & \mathrm{t}_{\text {Bit }}=96 \mu \mathrm{~s} \\ & \mathrm{D} 3=\mathrm{t}_{\text {bus_rec(min) })} /\left(2 \times \mathrm{t}_{\mathrm{Bit}}\right) \end{aligned}$ | LIN | D3 | 0.417 |  |  |  | A |
| 10.9 | Duty cycle 4 | $\begin{aligned} & \mathrm{TH}_{\text {Rec(min) }}=0.389 \times \mathrm{V}_{\mathrm{S}} \\ & \mathrm{TH}_{\text {Dom(min) }}=0.251 \times \mathrm{V}_{\mathrm{S}} \\ & \mathrm{~V}_{\mathrm{S}}=7.6 \mathrm{~V} \text { to } 18 \mathrm{~V} \\ & \mathrm{t}_{\text {Bit }}=96 \mu \mathrm{~s} \\ & \mathrm{D} 4=\mathrm{t}_{\text {bus_rec }(\text { max })} /\left(2 \times \mathrm{t}_{\text {Bit }}\right) \end{aligned}$ | LIN | D4 |  |  | 0.590 |  | A |
| 10.10 | Slope time falling and rising edge at LIN | $\mathrm{V}_{\mathrm{S}}=7.0 \mathrm{~V}$ to 18 V | LIN | $\mathrm{t}_{\text {SLOPE_fall }}$ $\mathrm{t}_{\text {SLOPE_rise }}$ | 3.5 |  | 22.5 | $\mu \mathrm{s}$ | A |
| 11 | Receiver Electrical AC Parameters of the LIN Physical Layer LIN Receiver, RXD Load Conditions: $\mathrm{C}_{\text {RXD }}=20 \mathrm{pF}$ |  |  |  |  |  |  |  |  |
| 11.1 | Propagation delay of receiver (Figure 9-1 on page 23) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=7.0 \mathrm{~V} \text { to } 18 \mathrm{~V} \\ & \mathrm{t}_{\text {rx_pd }}=\max \left(\mathrm{t}_{\mathrm{rx} \_ \text {pdr }}, \mathrm{t}_{\mathrm{rx} \_ \text {pdf }}\right) \end{aligned}$ | RXD | $\mathrm{t}_{\text {rı_pd }}$ |  |  | 6 | $\mu \mathrm{s}$ | A |
| 11.2 | Symmetry of receiver propagation delay rising edge minus falling edge | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=7.0 \mathrm{~V} \text { to } 18 \mathrm{~V} \\ & \mathrm{t}_{\text {rx_sym }}=\mathrm{t}_{\text {rx_pdr }}-\mathrm{t}_{\text {rx__df }} \end{aligned}$ | RXD | $t_{\text {rx_sym }}$ | -2 |  | +2 | $\mu \mathrm{s}$ | A |
| 12 | NRES Open Drain Output Pin |  |  |  |  |  |  |  |  |
| 12.1 | Low-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{S}} \geq 5.5 \mathrm{~V} \\ & \mathrm{I}_{\text {NRES }}=1 \mathrm{~mA} \end{aligned}$ | NRES | $\mathrm{V}_{\text {NRESL }}$ |  |  | 0.14 | V | A |
| 12.2 | Low-level output low | $10 \mathrm{k} \Omega$ to 5 V $V_{C C}=0 V$ | NRES | $V_{\text {NRESLL }}$ |  |  | 0.14 | V | A |
| 12.3 | Undervoltage reset time | $\begin{aligned} & \mathrm{V}_{\mathrm{S}} \geq 5.5 \mathrm{~V} \\ & \mathrm{C}_{\text {NRES }}=20 \mathrm{pF} \end{aligned}$ | NRES | $\mathrm{t}_{\text {reset }}$ | 2 | 4 | 6 | ms | A |
| 12.4 | Reset debounce time for falling edge | $\begin{aligned} & V_{S} \geq 5.5 \mathrm{~V} \\ & C_{\text {NRES }}=20 \mathrm{pF} \end{aligned}$ | NRES | $\mathrm{t}_{\text {res_f }}$ | 1.5 |  | 10 | $\mu \mathrm{s}$ | A |
| 13 | Watchdog Oscillator |  |  |  |  |  |  |  |  |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter

## 9. Electrical Characteristics (Continued)

$5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<27 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{Tj}<150^{\circ} \mathrm{C}$, unless otherwise specified. All values refer to GND pins

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13.1 | Voltage at WD_OSC in Normal Mode | $\begin{aligned} & I_{\text {wD_osc }}=-200 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{Vs}} \geq 4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { WD } \\ & \text { OSC } \end{aligned}$ | $\mathrm{V}_{\text {WD_osc }}$ | 1.13 | 1.23 | 1.33 | V | A |
| 13.2 | Possible values of resistor |  | $\begin{aligned} & \text { WD } \\ & \text { OSC } \end{aligned}$ | $\mathrm{R}_{\text {OSC }}$ | 34 |  | 120 | k ת | A |
| 13.3 | Oscillator period | $\mathrm{R}_{\text {OSC }}=34 \mathrm{k} \Omega$ |  | $\mathrm{t}_{\text {OSC }}$ | 10.65 | 13.3 | 15.97 | $\mu \mathrm{s}$ | A |
| 13.4 | Oscillator period | $\mathrm{R}_{\text {OSC }}=51 \mathrm{k} \Omega$ |  | $\mathrm{t}_{\text {OSC }}$ | 15.68 | 19.6 | 23.52 | $\mu \mathrm{s}$ | A |
| 13.5 | Oscillator period | $\mathrm{R}_{\text {OSC }}=91 \mathrm{k} \Omega$ |  | $\mathrm{t}_{\text {OSC }}$ | 26.83 | 33.5 | 40.24 | $\mu \mathrm{s}$ | A |
| 13.6 | Oscillator period | $\mathrm{R}_{\mathrm{OSC}}=120 \mathrm{k} \Omega$ |  | $\mathrm{t}_{\text {OSC }}$ | 34.2 | 42.8 | 51.4 | $\mu \mathrm{s}$ | A |
| 14 | Watchdog Timing Relative to $\mathrm{t}_{\text {OSC }}$ |  |  |  |  |  |  |  |  |
| 14.1 | Watchdog lead time after Reset |  |  | $t_{d}$ |  | 7895 |  | cycles | A |
| 14.2 | Watchdog closed window |  |  | $\mathrm{t}_{1}$ |  | 1053 |  | cycles | A |
| 14.3 | Watchdog open window |  |  | $\mathrm{t}_{2}$ |  | 1105 |  | cycles | A |
| 14.4 | Watchdog reset time NRES |  | NRES | $t_{\text {nres }}$ | 3.2 | 4 | 4.8 | ms | A |
| 15 | KL_15 Pin |  |  |  |  |  |  |  |  |
| 15.1 | High-level input voltage $\mathrm{R}_{\mathrm{V}}=47 \mathrm{k} \Omega$ | Positive edge initializes a wake-up | KL_15 | $\mathrm{V}_{\text {KL_15H }}$ | 4 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}+ \\ & 0.3 \mathrm{~V} \end{aligned}$ | V | A |
| 15.2 | Low-level input voltage $\mathrm{R}_{\mathrm{V}}=47 \mathrm{k} \Omega$ |  | KL_15 | $\mathrm{V}_{\text {KL_15L }}$ | -1 |  | +2 | V | A |
| 15.3 | KL_15 pull-down current | $\begin{aligned} & V_{S}<27 \mathrm{~V} \\ & V_{K L \_15}=27 \mathrm{~V} \end{aligned}$ | KL_15 | $\mathrm{I}_{\mathrm{KL} \text { _15 }}$ |  | 50 | 65 | $\mu \mathrm{A}$ | A |
| 15.4 | Internal debounce time | Without external capacitor | KL_15 | $\mathrm{Tdb}_{\text {KL_15 }}$ | 80 | 160 | 250 | $\mu \mathrm{s}$ | A |
| 15.5 | KL_15 wake-up time | $\mathrm{R}_{\mathrm{V}}=47 \mathrm{k} \Omega, \mathrm{C}=100 \mathrm{nF}$ | KL_15 | Tw ${ }_{\text {KL_1 }}$ 15 | 0.4 | 2 | 4.5 | ms | C |
| 16 | WAKE Pin |  |  |  |  |  |  |  |  |
| 16.1 | High-level input voltage |  | WAKE | $\mathrm{V}_{\text {WAKEH }}$ | $V_{S}-1 \mathrm{~V}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}+ \\ & 0.3 \mathrm{~V} \end{aligned}$ | V | A |
| 16.2 | Low-level input voltage | Initializes a wake-up signal | WAKE | $\mathrm{V}_{\text {WAKEL }}$ | -1 |  | $\begin{aligned} & V_{S}- \\ & 3.3 \mathrm{~V} \end{aligned}$ | V | A |
| 16.3 | WAKE pull-up current | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}<27 \mathrm{~V} \\ & \mathrm{~V}_{\text {WAKE }}=0 \mathrm{~V} \end{aligned}$ | WAKE | $I_{\text {WAKE }}$ | -30 | -10 |  | $\mu \mathrm{A}$ | A |
| 16.4 | High-level leakage current | $\begin{aligned} & V_{S}=27 \mathrm{~V} \\ & V_{\text {WAKE }}=27 \mathrm{~V} \end{aligned}$ | WAKE | $I_{\text {WAKEL }}$ | -5 |  | +5 | $\mu \mathrm{A}$ | A |
| 16.5 | Time of low pulse for wake-up via WAKE pin | $\mathrm{V}_{\text {WAKE }}=0 \mathrm{~V}$ | WAKE | $I_{\text {WAKEL }}$ | 30 | 70 | 150 | $\mu \mathrm{s}$ | A |
| 17 | VCC Voltage Regulator ATA6622C, PVCC = VCC |  |  |  |  |  |  |  |  |
| 17.1 | Output voltage VCC | $\begin{aligned} & 4 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<18 \mathrm{~V} \\ & (0 \mathrm{~mA} \text { to } 50 \mathrm{~mA}) \end{aligned}$ | VCC | $\mathrm{VCC}_{\text {nor }}$ | 3.234 |  | 3.366 | V | A |
|  |  | $4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<18 \mathrm{~V}$ ( 0 mA to 85 mA ) | VCC | $\mathrm{VCC}_{\text {nor }}$ | 3.234 |  | 3.366 | V | C |
| 17.2 | Output voltage VCC at low VS | $3 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<4 \mathrm{~V}$ | VCC | $V C C_{\text {low }}$ | $V_{S}-V_{D}$ |  | 3.366 | V | A |

[^0]
## 9. Electrical Characteristics (Continued)

$5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<27 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{Tj}<150^{\circ} \mathrm{C}$, unless otherwise specified. All values refer to GND pins

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 17.3 | Regulator drop voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}>3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{VCC}}=-15 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \text { VS, } \\ & \text { VCC } \end{aligned}$ | $V_{\text {D1 }}$ |  |  | 200 | mV | A |
| 17.4 | Regulator drop voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}>3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{VCC}}=-50 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \text { VS, } \\ & \text { VCC } \end{aligned}$ | $V_{\text {D2 }}$ |  | 500 | 700 | mV | A |
| 17.5 | Line regulation | $4 \mathrm{~V}<\mathrm{V}_{\text {S }}<18 \mathrm{~V}$ | VCC | $\mathrm{VCC}_{\text {line }}$ |  | 0.1 | 0.2 | \% | A |
| 17.6 | Load regulation | $5 \mathrm{~mA}<\mathrm{I}_{\mathrm{Vcc}}<50 \mathrm{~mA}$ | VCC | $\mathrm{VCC}_{\text {load }}$ |  | 0.1 | 0.5 | \% | A |
| 17.7 | Power supply ripple rejection | $\begin{aligned} & 10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz} \\ & \mathrm{C}_{\mathrm{Vcc}}=10 \mu \mathrm{~F} \\ & \mathrm{~V}_{\mathrm{S}}=14 \mathrm{~V}, \mathrm{I}_{\mathrm{VCC}}=-15 \mathrm{~mA} \end{aligned}$ | VCC |  | 50 |  |  | dB | D |
| 17.8 | Output current limitation | $V_{S}>4 \mathrm{~V}$ | VCC | $\mathrm{I}_{\text {VCClim }}$ | -240 | -160 | -85 | mA | A |
| 17.9 | External load capacity | $0.2 \Omega<\mathrm{ESR}<5 \Omega$ at 100 kHz for phase margin $\geq 60^{\circ}$ <br> $\mathrm{ESR}<0.2 \Omega$ at 100 kHz for phase margin $\geq 30^{\circ}$ | VCC | $\mathrm{C}_{\text {load }}$ | 1.8 | 10 |  | $\mu \mathrm{F}$ | D |
| 17.10 | VCC undervoltage threshold | Referred to VCC $V_{S}>4 V$ | VCC | $\mathrm{V}_{\text {thunN }}$ | 2.8 |  | 3.2 | V | A |
| 17.11 | Hysteresis of undervoltage threshold | Referred to VCC $V_{S}>4 V$ | VCC | Vhys $_{\text {thun }}$ |  | 150 |  | mV | A |
| 17.12 | Ramp-up time $\mathrm{V}_{\mathrm{S}}>4 \mathrm{~V}$ to $V_{C C}=3.3 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F} \\ & \mathrm{I}_{\text {load }}=-5 \mathrm{~mA} \text { at } \mathrm{VCC} \end{aligned}$ | VCC | $\mathrm{T}_{\mathrm{Vcc}}$ |  | 100 | 250 | $\mu \mathrm{s}$ | A |
| 18 | VCC Voltage Regulator ATA6624C/ATA6626C, PVCC = VCC |  |  |  |  |  |  |  |  |
| 18.1 | Output voltage VCC | $\begin{aligned} & 5.5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<18 \mathrm{~V} \\ & (0 \mathrm{~mA} \text { to } 50 \mathrm{~mA}) \end{aligned}$ | VCC | VCC ${ }_{\text {nor }}$ | 4.9 |  | 5.1 | V | A |
|  |  | $\begin{aligned} & 6 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<18 \mathrm{~V} \\ & (0 \mathrm{~mA} \text { to } 85 \mathrm{~mA}) \end{aligned}$ | VCC | $\mathrm{VCC}_{\text {nor }}$ | 4.9 |  | 5.1 | V | C |
| 18.2 | Output voltage VCC at low VS | $4 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<5.5 \mathrm{~V}$ | VCC | $\mathrm{VCC}_{\text {low }}$ | $V_{S}-V_{D}$ |  | 5.1 | V | A |
| 18.3 | Regulator drop voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}>4 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{VCC}}=-20 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \text { VS, } \\ & \text { VCC } \end{aligned}$ | $V_{\text {D1 }}$ |  |  | 250 | mV | A |
| 18.4 | Regulator drop voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}>4 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{VCC}}=-50 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \text { VS, } \\ & \text { VCC } \end{aligned}$ | $\mathrm{V}_{\mathrm{D} 2}$ |  | 400 | 600 | mV | A |
| 18.5 | Regulator drop voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}>3.3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{VCC}}=-15 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \text { VS, } \\ & \text { VCC } \end{aligned}$ | $V_{\text {D3 }}$ |  |  | 200 | mV | A |
| 18.6 | Line regulation | $5.5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<18 \mathrm{~V}$ | VCC | $\mathrm{VCC}_{\text {line }}$ |  | 0.1 | 0.2 | \% | A |
| 18.7 | Load regulation | $5 \mathrm{~mA}<\mathrm{I}_{\mathrm{Vcc}}<50 \mathrm{~mA}$ | VCC | $\mathrm{VCC}_{\text {load }}$ |  | 0.1 | 0.5 | \% | A |
| 18.8 | Power supply ripple rejection | $\begin{aligned} & 10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz} \\ & \mathrm{C}_{\mathrm{VCC}}=10 \mu \mathrm{~F} \\ & \mathrm{~V}_{\mathrm{S}}=14 \mathrm{~V}, \mathrm{I}_{\mathrm{VCC}}=-15 \mathrm{~mA} \end{aligned}$ | VCC |  | 50 |  |  | dB | D |
| 18.9 | Output current limitation | $V_{S}>5.5 \mathrm{~V}$ | VCC | $\mathrm{I}_{\text {VCClim }}$ | -240 | -130 | -85 | mA | A |
| 18.10 | External load capacity | $0.2 \Omega<\mathrm{ESR}<5 \Omega$ at 100 kHz for phase margin $\geq 60^{\circ}$ <br> $\mathrm{ESR}<0.2 \Omega$ at 100 kHz for phase margin $\geq 30^{\circ}$ | VCC | $\mathrm{C}_{\text {load }}$ | 1.8 | 10 |  | $\mu \mathrm{F}$ | D |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter

## 9. Electrical Characteristics (Continued)

$5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<27 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{Tj}<150^{\circ} \mathrm{C}$, unless otherwise specified. All values refer to GND pins

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 18.11 | VCC undervoltage threshold | Referred to VCC $V_{S}>5.5 \mathrm{~V}$ | VCC | $\mathrm{V}_{\text {thunN }}$ | 4.2 |  | 4.8 | V | A |
| 18.12 | Hysteresis of undervoltage threshold | Referred to VCC $V_{S}>5.5 \mathrm{~V}$ | VCC | Vhys $_{\text {thun }}$ |  | 250 |  | mV | A |
| 18.13 | Ramp-up time $\mathrm{V}_{\mathrm{S}}>5.5 \mathrm{~V}$ to $V_{C C}=5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F} \\ & \mathrm{I}_{\text {load }}=-5 \mathrm{~mA} \text { at } \mathrm{VCC} \end{aligned}$ | VCC | $t_{\text {vcc }}$ |  | 130 | 300 | $\mu \mathrm{s}$ | A |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter

Figure 9-1. Definition of Bus Timing Characteristics


Figure 9-2. Typical Application Circuit


Figure 9-3. Application Circuit with External NPN-Transistor


[^1]Figure 9-4. LIN Slave Application with Minimum External Devices


Note: No watchdog, INH output not used, no local wake-up

## 10. Ordering Information

| Extended Type Number | Package | Remarks |
| :--- | :--- | :--- |
| ATA6622C-PGQW | QFN20 | 3.3V LIN system-basis-chip, Pb-free, 6k, taped and reeled |
| ATA6624C-PGQW | QFN20 | 5 V LIN system-basis-chip, Pb-free, 6k, taped and reeled |
| ATA6626C-PGQW | QFN20 | 5V LIN system-basis-chip, Pb-free, 6k, taped and reeled |

## 11. Package Information



Not indicated tolerances $\pm 0.05$

|  |  | 09/02/07 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Atmel Package Drawing Contact: packagedrawings@atmel.com | TITLE <br> Package: VQFN_5x5_20L <br> Exposed pad 3.1×3.1 | GPC | DRAWING NO. <br> 6.543-5129.01-4 | REV. <br> 2 |

## 12. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

| Revision No. | History |
| :---: | :---: |
| 4986M-AUTO-02/13 | - Section 10 "Ordering Information" on page 27 updated |
| 4986L-AUTO-11/12 | - Section 10 "Ordering Information" on page 27 updated |
| 4986K-AUTO-01/12 | - Table 2-1 "Pin Description" on page 3 changed |
| 4986J-AUTO-03/11 | - Features on page 1 changed <br> - Section 1 "Description" on pages 1 to 2 changed <br> - Table 2-1 "Pin Description" on page 3 changed <br> - Section 3 "Functional Description" on pages 4 to 6 changed <br> - Section 4 "Modes of Operation" on pages 7 to 11 changed <br> - Section 5 "Wake-up Scenarios from Silent to Sleep Mode" on pages 12 to 14 changed <br> - Section 7 "Absolute Maximum Ratings" on page 17 changed <br> - Section 9 "Electrical Characteristics" on pages 18 to 26 changed |
| 4986I-AUTO-07/10 | - Section 6 "Watchdog" on pages 15 to 16 changed |
| 4986H-AUTO-05/10 | - New Part numbers ATA6622C, ATA6624C and ATA6626C added <br> - Features on page 1 changed <br> - Pin Description table: rows Pin 4 and Pin 15 changed <br> - Text under headings 3.3, 3.9, 3.11, 5.5 and 6 changed <br> - Figures 4-5, 6-1 and 9-3 changed <br> - Abs.Max.Rat.Table -> Values in row "ESD HBM following...." changed <br> - El.Char.Table -> rows changed: 7.1, 12.1, 12.2, 17.5, 17.6, 17.7, 17.8, 18.6, 18.7, 18.8, 18.9 <br> - El.Char.Table -> row 8.13 added <br> - Figures 9-2 and 9-3 figure title changed <br> - Figure 9-4 on page 27 added <br> - Ord.Info.Table -> new part numbers added |
| 4986G-AUTO-08/09 | - complete datasheet: "LIN 2.0 specification" changed in "LIN 2.1 specification" <br> - Figures changed: 1-1, 4-2, 4-3, 4-4, 4-5, 5-1, 9-2, 9-3 <br> - Sections changed: 3.1, 3.6, 3.8, 3.9, 3.10, 3.14, 4.1, 4.2, 4,3, 5.1, 5.2, 5.3, 5.5, 5.6 <br> - Features and Description changed <br> - Table 4-1 changed <br> - Abs. Max. Ratings table changed <br> - Thermal Characteristics table inserted <br> - El. Characteristics table changed |
| 4986F-AUTO-05/08 | - Section 3.15 "INH Output Pin" on page 6 changed <br> - Section 5.5 "Fail-safe Features" on page 13 changed <br> - Section 6.1 "Typical Timing Sequence with $R_{\text {WD_osc }}=51 \mathrm{k} \Omega$ " on page 15 changed <br> - Section 8 "Electrical Characteristics" numbers 1.6 to 1.8 on page 18 changed |
| 4986E-AUTO-02/08 | - Figure 2-1 on page 3 renamed <br> - Figure 6-1 "Timing Sequence with $\mathrm{R}_{\text {WD_osc }}=51 \mathrm{k} \Omega$ " on page 16 changed <br> - Figure 8-3 "Application Circuit with External NPN" on page 26 added |

## Atmel

| Atmel Corporation | Atmel Asia Limited |
| :--- | :--- |
| 1600 Technology Drive | Unit 01-5 \& 16, 19F |
| San Jose, CA 95110 | BEA Tower, Millennium City 5 |
| USA | 418 Kwun Tong Roa |
| Tel: $(+1)(408) 441-0311$ | Kwun Tong, Kowloon |
| Fax: $(+1)(408) 487-2600$ | HONG KONG |
| www.atmel.com | Tel: $(+852)$ 2245-6100 |
|  | Fax: $(+852) 2722-1369$ |

Atmel Munich GmbH
Business Campus
Parkring 4
D-85748 Garching b. Munich GERMANY
Tel: (+49) 89-31970-0
Fax: (+49) 89-3194621

## Atmel Japan G.K.

16F Shin-Osaki Kangyo Building 1-6-4 Osaki Shinagawa-ku, Tokyo 141-0032 JAPAN
Tel: (+81) (3) 6417-0300
Fax: (+81) (3) 6417-0370

Atme ${ }^{\circledR}$, Atmel logo and combinations thereof, and others are registered trademarks, Enabling Unlimited Possibilities ${ }^{\mathrm{TM}}$ and others are trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.


[^0]:    *) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter

[^1]:    ${ }^{*}$ ) Note that the output voltage PVCC is no longer short-ciruit protected when boosting the output current by an external NPN-transistor.

