

Data Sheet

The SST89E52RC / SST89E54RC are members of the FlashFlex family of 8-bit microcontroller products designed and manufactured with SST's patented and proprietary SuperFlash CMOS semiconductor process technology. The split-gate cell design and thick-oxide tunneling injector offer significant cost and reliability benefits for our customers. The devices use the 8051 instruction set and are pinfor-pin compatible with standard 8051 microcontroller devices.

Features

A Microchip Technology Company

- 8-bit 8051-Compatible Microcontroller (MCU) with **Embedded SuperFlash Memory**
 - Fully Software Compatible
 - Development Toolset Compatible
 - Pin-for-Pin Package Compatible
- SST89E5xRC Operation
 - 0 to 33MHz at 5V
- Total 512 Byte Internal RAM (256 Byte by default + 256 Byte enabled by software)

Single Block SuperFlash EEPROM

- SST89E54RC: 16 KByte primary partition +
 - 1 KByte secondary partition
- SST89E52RC: 8 KByte primary partition +
- 1 KByte secondary partition - Primary Partition is divided into Four Pages
- Secondary Partition has One Page
 Individual Page Security Lock

- Individual Page Security Lock
 In-System Programming (ISP)
 In-Application Programming (IAP)
 Small-Sector Architecture: 128-Byte Sector Size
- Support External Address Range up to 64 KByte of Program and Data Memory
- Three High-Current Port 1 pins (16 mA each)
- Three 16-bit Timers/Counters

- Full-Duplex, Enhanced UART
 - Framing error detection Automatic address recognition
- Eight Interrupt Sources at 4 Priority Levels
- Programmable Watchdog Timer (WDT)
- Four 8-bit I/O Ports (32 I/O Pins)
- Second DPTR register
- Low EMI Mode (Inhibit ALE)
- Standard 12 Clocks per cycle, the device has an option to double the speed to 6 clocks per cycle.
- TTL- and CMOS-Compatible Logic Levels
- Low Power Modes
 - Power-down Mode with External Interrupt Wake-up Idle Mode
- Selectable Operation Clock - Divide down to 1/4, 1/16, 1/256, or 1/1024th
- Temperature Ranges: Commercial (0°C to +70°C)
- Packages Available - 40-pin PDIP – 44-lead PLCC
- All non-Pb (lead-free) devices are RoHS compliant



Data Sheet

Product Description

The SST89E52RC / SST89E54RC are members of the FlashFlex family of 8-bit microcontroller products designed and manufactured with SST's patented and proprietary SuperFlash CMOS semiconductor process technology. The split-gate cell design and thick-oxide tunneling injector offer significant cost and reliability benefits for our customers. The devices use the 8051 instruction set and are pin-for-pin compatible with standard 8051 microcontroller devices.

The device comes with 17/9 KByte of on-chip flash EEPROM program memory which is divided into 2 independent program memory partitions. The primary partition occupies 16/8 KByte of internal program memory space and the secondary partition occupies 1 KByte of internal program memory space.

The flash memory can be programmed via a standard 87C5x OTP EPROM programmer fitted with a special adapter and firmware for SST's devices. During power-on reset, the devices can be configured as either a slave to an external host for source code storage or a master to an external host for an in-system programming (ISP) operation. The devices are designed to be programmed in-system on the printed circuit board for maximum flexibility. An example of the bootstrap loader (BSL) in memory, demonstrating initial user program code loading or subsequent user code updating via an ISP operation, is provided on the SST website. The sample BSL is for the user's reference only; SST does not guarantee its functionality.

In addition to 17/9 KByte of SuperFlash EEPROM program memory on-chip and 512 x8 bits of on-chip RAM, the device can address up to 64 KByte of external program memory and up to 64 KByte of external RAM.

The highly-reliable, patented SST SuperFlash technology and memory cell architecture have a number of important advantages for designing and manufacturing flash EEPROMs. These advantages translate into significant cost and reliability benefits for our customers.



Data Sheet

Functional Blocks




Figure 1: Functional Block Diagram





Pin Assignments




Figure 2: Pin Assignments for 40-pin PDIP








Figure 3: Pin Assignments for 44-lead PLCC



Data Sheet

Pin Descriptions

Symbol	Type ¹	Name and Functions
P0[7:0]	I/O	Port 0: Port 0 is an 8-bit open drain bi-directional I/O port. As an output port each pin can sink several LS TTL inputs. Port 0 pins that have '1's written to them float, and in this state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external code and data memory. In this application, it uses strong internal pull-ups when transitioning to '1's. Port 0 also receives the code bytes during the external host mode verification. External pull-ups are required during program verification or as a general purpose I/O port.
P1[7:0]	I/O with inter- nal pull-up	Port 1: Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 out put buffers can drive LS TTL inputs. Port 1 pins are pulled high by the internal pull ups when '1's are written to them and can be used as inputs in this state. As inputs Port 1 pins that are externally pulled low will source current (I_{IL} , see Table 27) because of the internal pull-ups. P1[5, 6, 7] have high current drive of 16 mA. Port 1 also receives the low-order address byte during the external host mode programming and verification.
P1[0]	I/O	T2: External count input to Timer/Counter 2 or Clock-out from Timer/Counter 2
P1[1]	I	T2EX: Timer/Counter 2 capture/reload trigger and direction control
P1[2]	I/O	GPIO
P1[3]	I/O	GPIO
P1[4]	I/O	GPIO
P1[5]	I/O	GPIO
P1[6]	I/O	GPIO
P1[7]	I/O	GPIO
P2[7:0]	I/O with internal pull-up	Port 2: Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. Port 2 pins ar pulled high by the internal pull-ups when '1's are written to them and can be used as inputs in this state. As inputs, Port 2 pins that are externally pulled low will source current (I _{IL} , see Table 27) because of the internal pull-ups. Port 2 sends the high-order address byte during fetches from external program memory and during accesses to external Data Memory that use 16-bit address (MOVX@DPTR). In thi application, it uses strong internal pull-ups when transitioning to '1's. Port 2 also receives the high-order address byte during the external host mode programming and verification.
P3[7:0]	I/O with internal pull-up	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 ou put buffers can drive LS TTL inputs. Port 3 pins are pulled high by the internal pull ups when '1's are written to them and can be used as inputs in this state. As inputs Port 3 pins that are externally pulled low will source current (I_{IL} , see Table 27) because of the internal pull-ups. Port 3 also receives the high-order address byte during the external host mode programming and verification.
P3[0]	I	RXD: Universal Asynchronous Receiver/Transmitter (UART) - Receive input
P3[1]	0	TXD: UART - Transmit output
P3[2]	I	INT0#: External Interrupt 0 Input
P3[3]	I	INT1#: External Interrupt 1 Input
P3[4]		T0: External count input to Timer/Counter 0
P3[5]	1 1	T1: External count input to Timer/Counter 1

Table 1: Pin Descriptions (1 of 2)



Data Sheet

Symbol	Type ¹	Name and Functions
P3[6]	0	WR#: External Data Memory Write strobe
P3[7]	0	RD#: External Data Memory Read strobe
PSEN#	I/O	Program Store Enable: PSEN# is the Read strobe to external program. When the device is executing from internal program memory, PSEN# is inactive (High). When the device is executing code from external program memory, PSEN# is activated twice each machine cycle, except that two PSEN# activations are skipped during each access to external data memory. A forced high-to-low input transition on the PSEN# pin while the RST input is continually held high for more than 10 machine cycles will cause the device to enter external host mode programming.
RST	Ι	Reset: While the oscillator is running, a "high" logic state on this pin for two machine cycles will reset the device. If the PSEN# pin is driven by a high-to-low input transition while the RST input pin is held "high," the device will enter the exter nal host mode, otherwise the device will enter the normal operation mode.
EA#	I	External Access Enable: EA# must be connected to V _{SS} in order to enable the device to fetch code from the external program memory. EA# must be strapped to V _{DD} for internal program execution. However, Disable-Extern-Boot (See Section, "Security Lock") will disable EA#, and program execution is only possible from internal program memory. The EA# pin can tolerate a high voltage ² of 12V. (See Section, "Electrical Specification")
ALE/ PROG#	I/O	Address Latch Enable: ALE is the output signal for latching the low byte of the address during an access to external memory. This pin is also the programming pulse input (PROG#) for flash programming. Normally the ALE ³ is emitted at a con stant rate of 1/6 the crystal frequency ⁴ and can be used for external timing and
NC	I/O	No Connect
XTAL1	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	0	Crystal 2: Output from the inverting oscillator amplifier.
V _{DD}	l	Power Supply
V _{SS}		Ground

Table 1: Pin Descriptions (Continued) (2 of 2)

1. I = Input; O = Output

2. It is not necessary to receive a 12V programming supply voltage during flash programming.

3.ALE loading issue: When ALE pin experiences higher loading (>30pf) during the reset, the MCU may accidentally enter into modes other than normal working mode. The solution is to add a pull-up resistor of 3-50 KΩ to V_{DD}, e.g. for ALE pin.

4. For 6 clock mode, ALE is emitted at 1/3 of crystal frequency.

T0-0.0 25008



Data Sheet

Memory Organization

The device has separate address spaces for program and data memory.

Program Flash Memory

There are two internal flash memory partitions in the device. The primary flash memory partition (Partition 0) has 16/8 KByte. The secondary flash memory partition (Partition 1) has 1 KByte. The total flash memory space of both partitions can be used as a contiguous code storage.

The 16K/8K x8 primary flash partition is organized as 128/64 sectors, each sector consists of 128 Bytes. The primary partition is divided into four logical pages as shown in Figure 5

The 1K x8 secondary flash partition is organized as 8 sectors, each sector consists also of 128 Bytes.

For both partitions, the 7 least significant program address bits select the byte within the sector. The remainder of the program address bits select the sector within the partition.

Data RAM Memory

The data RAM has 512 Bytes of internal memory. The first 256 Bytes are available by default. The second 256 Bytes are enabled by clearing the EXTRAM bit in the AUXR register. The RAM can be addressed up to 64 KByte for external data memory.

Expanded Data RAM Addressing

The SST89E5xRC have the capability of 512 Bytes of RAM. See Figure 4.

The device has four sections of internal data memory:

- 1. The lower 128 Bytes of RAM (00H to 7FH) are directly and indirectly addressable.
- 2. The higher 128 Bytes of RAM (80H to FFH) are indirectly addressable.
- 3. The special function registers (80H to FFH) are directly addressable only.
- 4. The expanded RAM of 256 Bytes (00H to FFH) is indirectly addressable by the move external instruction (MOVX) and clearing the EXTRAM bit. (See "Auxiliary Register (AUXR)" in Section , "Special Function Registers")

Since the upper 128 bytes occupy the same addresses as the SFRs, the RAM must be accessed indirectly. The RAM and SFRs space are physically separate even though they have the same addresses.

When instructions access addresses in the upper 128 bytes (above 7FH), the MCU determines whether to access the SFRs or RAM by the type of instruction given. If it is indirect, then RAM is accessed. If it is direct, then an SFR is accessed. See the examples below.

Indirect Access:

MOV@R0, #data; R0 contains 90H

Register R0 points to 90H which is located in the upper address range. Data in "#data" is written to RAM location 90H rather than port 1.

Direct Access:

MOV90H, #data; write data to P1

Data in "#data" is written to port 1. Instructions that write directly to the address write to the SFRs.



To access the expanded RAM, the EXTRAM bit must be cleared and MOVX instructions must be used. The extra 256 Bytes of memory is physically located on the chip and logically occupies the first 256 bytes of external memory (addresses 000H to FFH).

When EXTRAM = 0, the expanded RAM is indirectly addressed using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. Accessing the expanded RAM does not affect ports P0, P3.6 (WR#), P3.7 (RD#), or P2. With EXTRAM = 0, the expanded RAM can be accessed as in the following example.

Expanded RAM Access (Indirect Addressing only):

MOVX@DPTR, A; DPTR contains 0A0H

DPTR points to 0A0H and data in "A" is written to address 0A0H of the expanded RAM rather than external memory. Access to external memory higher than FFH using the MOVX instruction will access external memory (0100H to FFFFH) and will perform in the same way as the standard 8051, with P0 and P2 as data/address bus, and P3.6 and P3.7 as write and read timing signals.

When EXTRAM = 1, MOVX @Ri and MOVX @DPTR will be similar to the standard 8051. Using MOVX @Ri provides an 8-bit address with multiplexed data on Port 0. Other output port pins can be used to output higher order address bits. This provides external paging capabilities. Using MOVX @DPTR generates a 16-bit address. This allows external addressing up the 64K. Port 2 provides the high-order eight address bits (DPH), and Port 0 multiplexes the low order eight address bits (DPL) with data. Both MOVX @Ri and MOVX @DPTR generates the necessary read and write signals (P3.6 - WR# and P3.7 - RD#) for external memory use. Table 2 shows external data memory RD#, WR# operation with EXTRAM bit.

The stack pointer (SP) can be located anywhere within the 256 bytes of internal RAM (lower 128 bytes and upper 128 bytes). The stack pointer may not be located in any part of the expanded RAM.

	MOVX @DPTR, A or	MOVX @Ri, A or MOVX A, @Ri	
AUXR	ADDR < 0100H	ADDR >= 0100H	ADDR = Any
EXTRAM = 0	RD# / WR# not asserted	RD# / WR# asserted	RD# / WR# not asserted ¹
EXTRAM = 1	RD# / WR# asserted	RD# / WR# asserted	RD# / WR# asserted

Table 2: External Data Memory RD#, WR# with EXTRAM bit

1. Access limited to ERAM address within 0 to 0FFH.

T0-0.0 25008



Data Sheet




Figure 4: Internal and External Data Memory Structure



Data Sheet




Figure 5: Program Memory Organization and Code Security Protection

Dual Data Pointers

The device has two 16-bit data pointers. The DPTR Select (DPS) bit in AUXR1 determines which of the two data pointers is accessed. When DPS=0, DPTR0 is selected; when DPS=1, DPTR1 is selected. Quickly switching between the two data pointers can be accomplished by a single INC instruction on AUXR1. (See Figure 6)

Special Function Registers

Most of the unique features of the FlashFlex microcontroller family are controlled by bits in special function registers (SFRs) located in the SFR memory map shown in Table 3. Individual descriptions of each SFR are provided and reset values indicated in Tables 4 to 9.



Data Sheet




Figure 6: Dual Data Pointer Organization

			-	8 BY	TES			
F8H	IPA ¹			_	_			
F0H	B ¹							IPAH
E8H	IEA ¹							
E0H	ACC ¹							
D8H								
D0H	PSW ¹					SPCR		
C8H	T2CON ¹	T2MOD	RCAP2L	RCAP2H	TL2	TH2		
C0H	WDTC ¹				SFIS1			
B8H	IP ¹	SADEN						COSR
B0H	P3 ¹	SFCF	SFCM	SFAL	SFAH	SFDT	SFST	IPH
A8H	IE ¹	SADDR						
AOH	P2 ¹	PMC	AUXR1					
98H	SCON ¹	SBUF						
90H	P1 ¹							SFIS0
88H	TCON ¹	TMOD	TL0	TL1	TH0	TH1	AUXR	
80H	P0 ¹	SP	DPL	DPH		WDTD		PCON

Table 3: FlashFlex SFR Memory Map

1. Bit addressable SFRs

T0-0.1 25008





Table 4: CPU related SFRs

		Direct Addres	Bit	Address	s, Symt	ool, or	Alterna	ative P	ort Function	on	Reset		
Symbol	Description	S	MSB							LSB	Value		
ACC ¹	Accumulator	E0H				AC	C[7:0]				00H		
B ¹	B Register	F0H				B[[7:0]				00H		
PSW ¹	Program Sta- tus Word	D0H	CY	CY AC F0 RS1 RS0 OV F1 P									
SP	Stack Pointer	81H			•	SP	[7:0]				07H		
DPL	Data Pointer Low	82H		DPL[7:0]									
DPH	Data Pointer High	83H				DPI	H[7:0]				00H		
IE ¹	Interrupt Enable	A8H	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00H		
IEA ¹	Interrupt Enable A	E8H	-	EWD	-	-	-	-	-	-	x0xxxxxxb		
IP ¹	Interrupt Prior- ity Reg	B8H	-	-	PT2	PS	PT1	PX1	PT0	PX0	x0000000 b		
IPH	Interrupt Prior- ity Reg High	B7H	-	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	x0000000 b		
IPA ¹	Interrupt Prior- ity Reg A	F8H	-	PWD	-	-	-	-	-	-	x0xxxxxxb		
IPAH	Interrupt Prior- ity Reg A High	F7H	-	PWDH	-	-	-	-	-	-	x0xxxxxxb		
PCON	Power Control	87H	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL	00x10000 b		
AUXR	Auxiliary Reg	8EH	-	-	-	-	-	-	EXTRAM	AO	xxxxxxx00 b		
AUXR1	Auxiliary Reg 1	A2H	-	-	-	-	GF2	0	-	DPS	xxxx00x0 b		
PMC	Power Man- agement Con- trol Register	A1H	-	-	WDU	тст	TCT2	PB2	PB1	UART	xx000000 b		

1. Bit Addressable SFRs

T0-0.1 25008



Data Sheet

		Direct	I	Bit Addr	ress, Sy	mbol, or	Alternat	ive Port F	unction		Reset		
Symbol	Description	Address	MSB							LSB	Value		
SFCF	SuperFlash Configuration	B1H	CMD_ Status	IAPEN	-	HWIAP	-		SFST_SEI	_	1000000b		
SFCM	SuperFlash Command	B2H	-	- FCM[6:0]									
SFAL	SuperFlash Address Low	ВЗН			Low (Drder Byte	erFlash Address F A ₀ (SFAL)	Register			00H		
SFAH	SuperFlash Address High	B4H			High (Order Byte	erFlash e Address F A ₈ (SFAH)	Register			00H		
SFDT	SuperFlash Data	B5H		SuperFlash Data Register									
		B6H SFST_SEL = 0H		BFH									
		SFST_SEL = 1H			(F7H ir		ice ID0 evice ID1 i:	s real ID)					
		SFST_SEL = 2H				Dev	ice ID1						
SFST	SuperFlash Status	SFST_SEL = 3H				Boot	Vector						
		SFST_SEL = 4H	PAGE4 PAGE3 PAGE2 PAGE1 PAGE0										
		SFST_SEL =5H	Х	Boot From Zero	Boot- From- User- Vec- tor	Enable Clock- Double	Disable- Extem- Host- Cmd	Disable- Extem- MOVC	Disable- Extem- Boot	Disable- Extern- IAP			

Table 5: Flash Memory Programming SFRs

T0-0.0 25008

Table 6: Watchdog Timer SFRs

		Direct	I	Bit Address, Symbol, or Alternative Port Function									
Symbol	Description	Address	MSB							LSB	Value		
WDTC	Watchdog Timer Control	C0H	-	WDTON	WDFE	-	WDRE	WDTS	WDT	SWDT	x0000000b		
WDTD	Watchdog Timer Data/Reload	85H		Watchdog Timer Data/Reload									
		•									T0-0.0 25008		

1. Bit Addressable SFRs

		Direct	Bit Address, Symbol, or Alternative Port Function	Reset
Symbol	Description	Address	MSB LSB	Value
SFIS0	Sequence Reg 0	97H	(Write only)	00H
SFIS1	Sequence Reg 1	C4H	(Write only)	00H

T0-0.0 25008



Data Sheet

Symbo		Direct Addres	Bi	t Addro	ess, Sy	mbol, c	or Alterna	ative P	ort Fun	ction	Reset	
Ĺ	Description	s	MSB							LSB	Value	
TMOD	Timer/Counter	89H		Tim	er 1			Tir	mer 0		00H	
	Mode Control		GATE	C/T#	M1	MO	GATE	C/T#	M1	M0		
TCON ¹	Timer/Counter Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H	
TH0	Timer 0 MSB	8CH		TH0[7:0]								
TL0	Timer 0 LSB	8AH		TL0[7:0]								
TH1	Timer 1 MSB	8DH		TH1[7:0]								
TL1	Timer 1 LSB	8BH		TL1[7:0]								
T2CON ¹	Timer / Coun- ter 2 Control	C8H	TF2	EXF 2	RCL K	TCL K	EXEN 2	TR2	C/ T2#	CP/ RL2#	00H	
T2MOD#	Timer2 Mode Control	C9H	-	-	-	-	-	-	T2O E	DCEN	xxxxxx00b	
TH2	Timer 2 MSB	CDH				Tł	- 				00H	
TL2	Timer 2 LSB	ССН				TI	_2[7:0]				00H	
RCAP2H	Timer 2 Capture MSB	СВН		RCAP2H[7:0]							00H	
RCAP2L	Timer 2 Capture LSB	CAH				RCA	P2L[7:0]				00H	

Table 8: Timer/Counters SFRs

1. Bit Addressable SFRs

Table 9:Interface SFRs

		Direct	Bi	t Addre	ss, Sym	bol, or <i>l</i>	Alternati	ve Port F	unctior	1	RESET		
Symbol	Description	Address	MSB							LSB	Value		
SBUF	Serial Data Buffer	99H		SBUF[7:0]									
SCON ¹	Serial Port Control	98H	SM0/ FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H		
SADDR	Slave Address	A9H		SADDR[7:0]									
SADEN	Slave Address Mask	B9H				SADE	N[7:0]				00H		
P0 ¹	Port 0	80H				P0[7	7:0]				FFH		
P1 ¹	Port 1	90H	-	-	-	-	-	-	T2EX	T2	FFH		
P2 ¹	Port 2	A0H		P2[7:0]									
P3 ¹	Port 3	BOH	RD#	WR#	T1	Т0	INT1#	INT0#	TXD	RXD	FFH		

T0-0.1 25008

1. Bit Addressable SFRs

 Table 10:Clock Option SFR

		Direct	Bit Ad	Bit Address, Symbol, or Alternative Port Function						
Symbol	Description	Address	MSB						LSB	Value
COSR	Clock Option Register	BFH	-	-	-	-	COEN	CO_REL	CO_IN	0x00000b



Data Sheet


Location	7	6	5	4	3	2	1	0	Reset Value			
B1H	CMD_ Status	IAPEN	-	HWIAP	-		SFST_SEL	-	10000000b			
Symbol	Funct	ion										
CMD_Statu	0: IAP	command	d is ignore	d								
IAPEN	0: Dis	 IAP command is completed fully IAP Enable Bit Disable all IAP commands (Commands will be ignored) Enable all IAP commands 										
HWIAP	0: Sys 1:Syst		up withou up with be	ut special oth P1[0] a			tup jic low stat	te curing r	eset.			
SFST_SEL	(See ,		ash Status				=ST register)' Register)'					



Data Sheet

·	ister (S	· •,				1	1	1
Location	7	6	5	4	3	2	1	0
B2H	-	FCM6	FCM5	FCM4	FCM3	FCM2	FCM1	FCM0
Symbol	Funct	tion						
-	Reser	ved						
FCM[6:0]	Flash	operation	command	ł				
	000_0 000_1 000_1 000_1 000_1 000_0	0001bChip 011bSect 101bParti 100bByte 110bByte 0011bSect SFAH= SFAH= SFAH= SFAH= SFAH= SFAH= SFAH= SFAH= SFAH= SFAH= SFAH= 000bBoot Boot O SFAH= SFAH=	-Erase or-Erase tion0-Erase -Verify ¹ -Program ure-Page evel Secut 90H; Secut 90H; Secut 92H; Secut 93H; Secut 93H; Secut 93H; Secut 94H; Secut evel Secut B0H; Disa B1H; Disa B2H; Disa B3H; Disa Dptions ption Setti E0H; Ena E1H; Boo E2H; Boo Jser-Boot	e rity Comm ure-Page0 ure-Page1 ure-Page3 ure-Page3 ure-Page4 ity Comma ble-Exterr ble-Exterr ble-Exterr ble-Exterr ble-Exterr ble-Clock- t-From-Us t-From-Ze Vector	ands h-IAP h-Boot h-MOVC h-Host-Cm ands Double er-Vector ro		d for futur	e use.

SuperFlash Address Registers (SFAL)



SFAL

Mailbox register for interfacing with flash memory block. (Low order address register).

1

1

SuperFlash Status Register (SFST) (Read Only Register) Location 7 6 5 4 3 2 1 B6H SuperFlash Status Register Function

Value 10111111b

Reset Value 00H

Reset

Symbol

SuperFlash Address Registers (SFAH)

Location

B4H

Location

B5H

Symbol

SFDT

Symbol

SFAH

SuperFlash Data Register (SFDT)

7

7

Function

Function

6

6

5

5

4

4

SuperFlash High Order Byte Address Register

SuperFlash Data Register

Mailbox register for interfacing with flash memory block. (Data register).

3

Mailbox register for interfacing with flash memory block. (High order address register).

3

2

2

SFST This is a read-only register. The read-back value is indexed by SFST_SEL in the SuperFlash Configuration Register (SFCF).

SFST_SEL=0H: Manufacturer's ID

1H: Device ID0 = F7H

2H: Device ID1 = Device ID (Refer to Table 11 on page 26)

3H: Boot Vector

Т

4H: Page-Security bit setting

Т

5H: Chip-Level Security bit setting and Boot Options

In

Location	7	6	5	4	3	2	1	0					
A8H	EA	-	ET2	ES	ET1	EX1	ET0	EX0					
Symbol	Funct	Function											
EA	Globa 0 = Di 1 = Er		Enable.										
ET2	Timer	2 Interrup	t Enable.										
ES	Serial	Interrupt	Enable.										
ET1	Timer	1 Interrup	t Enable.										
EX1	Exterr	nal 1 Interi	upt Enabl	e.									
ET0	Timer	0 Interrup	t Enable.										
EX0	Exterr	nal 0 Interi	upt Enabl	e.									



Data Sheet

Reset

Value

00H

Reset

Value

00H

0

0

0

Т



A Microchip Technology Company

Data Sheet

	Location	7	6	5	4	3	2	1	0	Reset Value
	E8H	-	EWD	-	-	-	-	-	-	
	Symbol	Funct						I		
	EWD			rupt Enabl	۵					
	LWD		hable the i		0.					
		0 = Di	sable the	interrupt						
Interrupt Pri	iority (IP)					1	1	1	1	7
	Location	7	6	5	4	3	2	1	o	Reset Value
	B8H	-	-	PT2	PS	PT1	PX1	PT0	PX0	x000000
										b
	Symbol	Funct	ion							
	PT2	Timer	2 interrup	t priority b	it.					
	PS	Serial	Port inter	rupt priorit	y bit.					
	PT1	Timer	1 interrup	t priority b	it.					
	PX1	Exterr	nal interrup	ot 1 priority	y bit.					
	PT0	Timer	0 interrup	t priority b	it.					
	PX0	Exterr	nal interrup	ot 0 priority	y bit.					
Interrupt Pri	iority High (IPH	I)								
	Location	7	6	5	4	3	2	1	0	Reset Value
	B7H	-	-	9 PT2H	PSH	PT1H	PX1H	РТОН	PX0H	x0000000
				1 1211	1011		1 XIII	1 1011	17,011	
	Symbol	Funct		1	11 I. 1. I.					
	DTOLL		2 interrup	t priority b	it high.					
	PT2H				1.201.2.2.1.					
	PSH	Serial	Port inter	rupt priorit						
	PSH PT1H	Serial Timer	Port inter 1 interrup	t priority b	it high.					
	PSH PT1H PX1H	Serial Timer Exterr	Port inter 1 interrup nal interrup	t priority b ot 1 priority	it high. y bit high.					
	PSH PT1H PX1H PT0H	Serial Timer Exterr Timer	Port inter 1 interrup nal interrup 0 interrup	t priority b ot 1 priority t priority b	it high. y bit high. it high.					
	PSH PT1H PX1H	Serial Timer Exterr Timer	Port inter 1 interrup nal interrup 0 interrup	t priority b ot 1 priority	it high. y bit high. it high.					
Interrupt Pri	PSH PT1H PX1H PT0H	Serial Timer Exterr Timer	Port inter 1 interrup nal interrup 0 interrup	t priority b ot 1 priority t priority b	it high. y bit high. it high.		1	1	1	٦
Interrupt Pri	PSH PT1H PX1H PT0H PX0H	Serial Timer Exterr Timer Exterr	Port intern 1 interrup nal interrup 0 interrup nal interrup	t priority b ot 1 priority t priority b ot 0 priority	it high. y bit high. it high. y bit high.		2	1	0	
Interrupt Pri	PSH PT1H PX1H PT0H PX0H iority A (IPA)	Serial Timer Exterr Timer	Port inter 1 interrup nal interrup 0 interrup	t priority b ot 1 priority t priority b	it high. y bit high. it high.		2	1	0	Reset Value x0xxxxxx
Interrupt Pri	PSH PT1H PX1H PT0H PX0H iority A (IPA)	Serial Timer Exterr Timer Exterr	Port intern 1 interrup al interrup 0 interrup al interrup 6 PWD	t priority b ot 1 priority t priority b ot 0 priority 5	it high. y bit high. it high. y bit high.	3				Value



A Microchip Technology Company

Data Sheet

	Location	7	6	5	4	3	2	1	0	Reset Value
	F7H	-	PWDH	-	-	-	-	-	-	x0xxxxxk
	Symbol	Func	tion			·				
	PWDH	Watc	hdog interru	upt priorit	y bit high.					
Auxiliary Re	egister (AUXR)									
	Location	7	6	5	4	3	2	1	0	Reset Value
	8EH	-	-	-	-	-	-	EXTRA M	AO	xxxxxx10b
	Symbol	Func	tion							
	EXTRAM		nal/External							
		@DP For d	TR. Beyond etails, refer	d 100H, t to Sectio	he MCU a on , "Expa	always acc	esses ext			
	AO	@ DP For d 1: Ex Disab 0: ALI 12 clo	TR. Beyond etails, refer ternal data le/Enable Al	d 100H, t to Sectic memory _E at a const	he MCU a on , "Expa access. ant rate of	always acco nded Data 1/3 the osc	esses ext RAM Ad illator freq	ernal data dressing" .	memory.	
Auxiliary Re	AO egister 1 (AUXF	@ DP For d 1: Ex Disab 0: AL 12 clo 1: AL	TR. Beyond etails, refer ternal data le/Enable Al E is emitted ock mode.	d 100H, t to Sectic memory _E at a const	he MCU a on , "Expa access. ant rate of	always acco nded Data 1/3 the osc	esses ext RAM Ad illator freq	ernal data dressing" .	memory.	
Auxiliary Re	-	@ DP For d 1: Ex Disab 0: AL 12 clo 1: AL	TR. Beyond etails, refer ternal data le/Enable Al E is emitted ock mode.	d 100H, t to Sectic memory _E at a const	he MCU a on , "Expa access. ant rate of	always acco nded Data 1/3 the osc	esses ext RAM Ad illator freq	ernal data dressing" .	memory.	
Auxiliary Re	egister 1 (AUXF	@ DP For d 1: Ex Disab 0: ALI 12 clo 1: ALI 81)	TR. Beyond etails, refer ternal data le/Enable Al E is emitted is emitted ck mode. E is active or	d 100H, t to Sectio memory _E at a const	he MCU a on , "Expa access. ant rate of a MOVX o	always acconded Data 1/3 the osc or MOVC in:	esses exi RAM Ad illator freq struction.	ernal data dressing" . uency in 6 c	memory.	e, 1/6 f _{OSC} ir Reset Value
Auxiliary Re	egister 1 (AUXF	@ DP For d 1: Exi Disab 0: ALI 12 clo 1: ALI 81) 7	TR. Beyond etails, refer ternal data le/Enable Al E is emitted a ck mode. E is active or 6	d 100H, t to Section memory LE at a const hly during 5	he MCU a on , "Expa access. ant rate of a MOVX o	always acconded Data 1/3 the osc or MOVC in: 3	esses ext RAM Ad illator freq struction.	ternal data dressing" . uency in 6 c	nemory. lock mode	e, 1/6 f _{OSC} in Reset
4uxiliary R€	egister 1 (AUXF Location A2H	@ DP For d 1: Exi Disab 0: ALI 12 clo 1: ALI R1) 7 - Func	TR. Beyond etails, refer ternal data le/Enable Al E is emitted a ck mode. E is active or 6	d 100H, t to Section memory - LE at a const nly during 5 -	he MCU a on , "Expa access. ant rate of a MOVX o 4 -	always acconded Data 1/3 the osc or MOVC in: 3	esses ext RAM Ad illator freq struction.	ternal data dressing" . uency in 6 c	nemory. lock mode	e, 1/6 f _{OSC} in Reset Value

0: DPTR0 is selected.

1: DPTR1 is selected.

Sequence Register 0 (SFIS0)

SFIS0

Location	7	6	5	4	3	2	1	0	Reset Value			
97H		(Write only)										
Symbol	Funct	ion										

Register used with SFIS1 to provide a feed sequence to validate writing to WDTC and SFCM. Without a proper feed sequence, writing to SFCM will be ignored and writing to WDTC in Watchdog mode will cause an immediate Watchdog reset.



Data Sheet

Sequence Register	1 (SFIS	1)										
Loc	ation	7	6	5	4	3	2	1	0	Reset Value		
	24H	•	•	Ŭ		e only)		•		N/A		
Sym SFIS		Funct			to provide	a food o	equence to	validato	writing	-		
56	51		TC and S			e a leeu se	equence it	J validate	witting			
Watchdog Timer Co	ontrol R	egister	(WDTC)									
Loc	ation	7	6	5	4	3	2	1	0	Reset Value		
	юн	-	WDTON	WDFE	-	WDRE	WDTS	WDT	SWDT	x0000000b		
Sym	ubol	Funct	ion	I	I	1	1	1	1			
WD1				start cont	rol bit (Us	ed in Wate	chdoa mo	de)				
		0: Wa	Watchdog timer start control bit (Used in Watchdog mode) D: Watchdog timer can be started or stopped freely during Watchdog mode. 1: Start Watchdog timer; bit cannot be cleared by software.									
WDF	ΞE	0: Wa 1: Due hardw	tchdog fee e to an inc are entere er the Wa	orrect fee ed Watcho	ce error h d sequenc log reset a	as not occ ce before v and set thi	writing to V	I." This is	for softwa	mode, the re to detect t feed		
WDF	RΕ	0: Dis	able Watc	reset ena hdog time hdog time	r reset.							
WDT	rs	0: Ext Flaç Flaç	ernal hard g can also g survives	be cleare if chip res	et or powe d by writir set happer	ng a 1.	clears the se of Wate	-	er overflov	Ν.		
WDT	Г	0: Har		sets the bit		resh is doi /atchdog ti	ne. imer refres	sh.				
SWE	Т	0: Sto	Watchdog p WDT. rt WDT.	timer.		-						





Clock Option Register (C	OSR)											
Location	7	6	5	4	3	2	1	0	Reset Value			
BFH	-	-	-	-	COEN	CO	SEL	CO_IN	00H			
Symbol	Func	tion										
COEN	0: Dis	ock Divider Enable Disable Clock Divider Enable Clock Divider										
CO_SEL	00b: 01b: 10b:	Clock Divider Selection 00b: 1/4 clock source 01b: 1/16 clock source 10b: 1/256 clock source 11b: 1/1024 clock source										
CO_IN	0b: S	Source S elect clock elect clock	from 1x c									
	Enabl opera If the the in If the	e_Clock_l tion to sel clock sour put clock.	Double_i r ect the do ce is a 1x	non-volatil uble clock clock, the	option. clock divi	g. CO_IN der expor	can be ch ts 1/4, 1/1	anged dur 6, 1/256, o	ing normal r 1/1024 of 1/512 of the			

Power Management Control Register (PMC)

r	•	· · ·							•			
	_		_						Reset			
Location	7	6	5	4	3	2	1	0	Value			
A1H	-	-	WDU	ТСТ	TCT2	PB2	PB1	UART	xx000000b			
Symbol	Funct	ion										
WDU	0:The	Watchdog Timer Clock Control 0:The clock for the Watchdog timer is running 1:The clock for the Watchdog timer is stopped										
TCT	0:The	0/1 Clock Timer 0/1 Timer 0/1	logic is ru	•								
TCT2	0:The	2 Clock C Timer 2 lo Timer 2 lo	gic is run	-								
PB2	0:The	er Power C PB2 logic PB2 logic	is running									
PB1	0:The 1:The	er Power C PB1 logic PB1 logic	is running is stoppe	d								
	Power	r consump	tion can b	e decreas	ed by sett	ing both F	'B2 and P	B1 to 1.				



Data Sheet

UART	UART Clock Control
	0:The UART logic is running
	1:The UART logic is stopped

Watchdog Timer Data/Reload Register (WDTD)

Location	7	6	5	4	3	2	1	0	Reset Value
85H			Wat	tchdog Tim	er Data/Rel	oad			00H

Power Control Register (PCON)

	_		_	_		_			Reset
Location	7	6	5	4	3	2	1	0	Value
87H	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL	00x10000b
Symbol	Funct	tion							
SMOD1		e Baud ra port is use				s used to	generate t	he baud ra	ate, and the
SMOD0	FE/SM0 Selection bit. 0: SCON[7] = SM0 1: SCON[7] = FE,								
POF	Power-on reset status bit, this bit will not be affected by any other reset. POF should be cleared by software. 0: No Power-on reset. 1: Power-on reset occurred					F should be			
GF1	Gene	ral-purpos	e flag bit.						
GF0	Gene	ral-purpos	e flag bit.						
PD	Power-down bit, this bit is cleared by hardware after exiting from power-down mode. 0: Power-down mode is not activated. 1: Activates Power-down mode.					vn mode.			
IDL	0: Idle	node bit, th e mode is r ivates idle	not activat		hardware a	after exitin	g from idle	e mode.	





Location	7	6	5	4	3	2	1	0	Reset Value
98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00000000b
Symbol	Funct	ion							
FE	Set SMOD0 = 1 to access FE bit. 0: No framing error								
		•		eceiver wł	nen an inv	alid stop l	bit is deteo	ted. This	bit needs to
		ared by s							
SM0		0 = 0 to a Port Mod	access SM e Bit 0	l0 bit.					
SM1		Port Mod							
				1					
		MO	SM1 0	Mode 0		ription Register	Baud Rate f _{OSC} /6 (6 c) or
		0	0		Onint	riegister	f _{OSC} /12 (12		
		0	1	1		UART	Variable		
		1	0	2	9-bit	UART	t _{OSC} /32 or or	t _{OSC} /16 (6	clock mode)
								f _{OSC} /32 (12	2 clock mode)
		1 = 0.000	1 itor frequenc	3 v	9-bit	UART	Variable		
SM2	Enable	es the Aut	omatic Ad	dress Rec					2 = 1 then RI ess, and the
	receiv	ed byte is	a given o	r broadcas	st address	. In Mode	1, if SM2	= 1 then F	RI will not be
REN		es serial r		op bit was	receiveu		0, SM2 sh		
	0: to d	isable rec	eption.						
		nable rec	•				_		
TB8	The 9t desire		that will b	e transmit	ted in Mo	des 2 and	3. Set or (clear by s	oftware as
RB8			3, the 9th s received				Mode 1, i	f SM2 = 0), RB8 is the
ТІ	Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission, Must be cleared by software.								
RI	halfwa	y through		pit time in t	he other r		e8th bit tin any serial		e 0, or (except see





Timer/Counter 2 Control Register (T2CON)

]	J								Deset
Location	7	6	5	4	3	2	1	0	Reset Value
С8Н	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/ RL2#	00H
Symbol	Funct	tion							
TF2	Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK or TCLK = 1.								
EXF2	transi [.] cause	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, $EXF2 = 1$ will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).							
RCLK	its rec	Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.							
TCLK	its tra	Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK = 0 causes Timer 1 overflow to be used for the transmit clock.							
EXEN2	Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.								
TR2	Start/s	stop contro	ol for Time	er 2. A logi	ic 1 starts	the timer.			
C/T2#	Timer or counter select (Timer 2) 0: Internal timer (OSC/6 in 6 clock mode, OSC/12 in 12 clock mode) 1: External event counter (falling edge triggered)								
CP/RL2#	EXEN negat								

Timer/Counter 2 Mode Control (T2MOD)

Location	7	6	5	4	3	2	1	0	Reset Value
C9H	-	-	-	-	-	-	T2OE	DCEN	xxxxxx00b
Symbol	Funct	ion							
-	Not in	nplemente	d, reserve	d for futur	e use.				
	Note: L	Jser should r	not write '1's	to reserved I	bits. The valu	ue read from	a reserved b	oit is indeterr	ninate.
T2OE	Timer	2 Output	Enable bit						
DCEN	Down counte		able bit. V	Vhen set, t	his allows	Timer 2 to	o be config	gured as a	an up/down



Data Sheet

Flash Memory Programming

The device internal flash memory can be programmed or erased using In-Application Programming (IAP).

Product Identification

The Read-ID command accesses the Signature Bytes that identify the device and the manufacturer as SST. External programmers primarily use these Signature Bytes in the selection of programming algorithms.

Table 11: Product Identification

	Address	Data
Manufacturer's ID	30H	BFH
Device ID	31H	F7H
Device ID (extended)		
SST89E54RC	32H	43H
SST89E52RC	32H	42H

T0-0.1 25008

In-Application Programming

The device offers 17/9 KByte of in-application programmable flash memory. During In-Application Programming (IAP), the CPU of the microcontroller enters STOP mode. Upon completion of IAP, the CPU will be released to resume program execution. The mailbox registers (SFST, SFCM, SFAL, SFAH, SFDT and SFCF) located in the special function register (SFR), control and monitor the device's Erase and Program processes.

Table 13 outlines the commands and their associated mailbox register settings.

IAP Mode Clock Source

During IAP mode, both the CPU core and the flash controller unit are driven off the external clock. However, an internal oscillator will provide timing references for Program and Erase operations. The internal oscillator is only turned on when required, and is turned off as soon as the flash operation is completed.

IAP Enable Bit

The IAP enable bit, SFCF[6], enables In-Application programming mode. Until this bit is set, all flash programming IAP commands will be ignored.



Data Sheet

IAP Mode Commands

In order to protect the flash memory against inadvertent writes during unstable power conditions, all IAP commands need the following feed sequence to validate the execution of commands.

Feed Sequence

- 1. Write A2H to SFIS0 (097H)
- 2. Write DFH to SFIS1 (0C4H)
- 3. Then write IAP command to SFCM (0B2H)

Note: Above commands should be executed in sequence without interference from other instructions.

All of the following commands can only be initiated in the IAP mode. In all situations, writing the control byte to the SFCM register will initiate all of the operations. A feed sequence is required prior to issuing commands through SFCM. Without the feed sequence all IAP commands are ignored. Sector-Erase, Byte-Program, and Byte-Verify commands will not be carried out on a specific memory page if the security locks are enabled on the memory page.

The Byte-Program command is to update a byte of flash memory. If the original flash byte is not FFH, it should first be erased with an appropriate Erase command. Warning: Do not attempt to write (Program or Erase) to a sector that the code is currently fetching from. This will cause unpredictable program behavior and may corrupt program data.



Data Sheet

Chip-Erase


The Chip-Erase command erases all bytes in both memory partitions. This command is only allowed when EA#=0 (external memory execution).

Chip-Erase ignores the Security setting status and will erase all settings on all pages and the different chip-level security restrictions, returning the device to its Unlocked state. The Chip-Erase command will also erase the boot vector setting. Upon completion of Chip-Erase command, the chip will boot from the default setting. See Table 12 for the default boot vector setting.

Table 12: Default Boot Vector Settings

Device	Address
SST89E54RC	4000H
SST89E52RC	2000H

T0-0.1 25008






Data Sheet


Partition0-Erase

The Partition0-Erase command erases all bytes in memory partition 0. All security bits associated with Page0-3 are also reset.



Sector-Erase

The Sector-Erase command erases all of the bytes in a sector. The sector size for the flash memory blocks is 128 Bytes. The selection of the sector to be erased is determined by the contents of SFAH and SFAL.






Data Sheet


Byte-Program

The Byte-Program command programs data into a single byte. The address is determined by the contents of SFAH and SFAL. The data byte is in SFDT.



Byte-Verify

The Byte-Verify command allows the user to verify that the device has correctly performed an Erase or Program command. Byte-Verify command returns the data byte in SFDT if the command is successful. The previous flash operation has to be fully completed before a Byte-Verify command can be issued.






Data Sheet

Secure-Page0, Secure-Page1, Secure-Page2, Secure-Page3, and Secure-Page4

Secure-Page0, Secure-Page1, Secure-Page2, Secure-Page3, and Secure-Page4 commands are used to program the page security bits. Upon completion of any of these commands, the page security options will be updated immediately.

Page security bits previously in un-programmed state can be programmed by these commands. The factory setting for these bits is all "1"s which indicates the pages are not security locked.





Data Sheet

Enable-Clock-Double

Enable-Clock-Double command is used to make the MCU run at 6 clocks per machine cycle. The standard (default) is 12 clocks per machine cycle (i.e. clock double command disabled).




Table 13: IAP COMMANDS

Operation	SFCM [6:0]	SFDT [7:0]	SFAH [7:0]	SFAL [7:0]
Chip-Erase	01H	55H	Х	Х
Partition0-Erase	0DH	55H	Х	Х
Sector-Erase	0BH	Х	AH	AL
Byte-Program	0EH	DI	AH	AL
Byte-Verify (Read)	0CH	DO	AH	AL
Secure-Page0	03H	Х	90H	X
Secure-Page1	03H	Х	91H	X
Secure-Page2	03H	Х	92H	X
Secure-Page3	03H	Х	93H	X
Secure-Page4	03H	Х	94H	X
Disable-Extern-IAP	05H	Х	B0H	X
Disable-Extern-Boot	05H	Х	B1H	X
Disable-Extern-MOVC	05H	Х	B2H	X
Disable-Extern-Host-Cmd	05H	Х	B3H	X
Enable-Clock-Double	08H	Х	E0H	X
Boot-From-User-Vector	08H	Х	E1H	X
Boot-From-Zero	08H	Х	E2H	X
Set-User-Boot-Vector	09H	DI	F0H	X

Note: V_{IL} = Input Low Voltage; V_{IH} = Input High Voltage; V_{IH1} = Input High Voltage (XTAL, RST); X = Don't care; AL = Address low order byte; AH = Address high order byte; DI = Data Input; DO = Data Output.



Data Sheet

In-System Programming

SST provides an example In-System Programming (ISP) solution for this device series. An example bootstrap loader can be pre-programmed into Partition1 to demonstrate the initial user program code loading or subsequent user code updating via the IAP operation.

Users can either use the SST ISP solution or develop a customized ISP solution. Customized ISP firmware can be pre-programmed into a user-defined boot vector. See Section "Boot Sequence" on page 47 for details.



Data Sheet

Timers/Counters

Timers

The device has three 16-bit registers that can be used as either timers or event counters. The three timers/counters are denoted Timer 0 (T0), Timer 1 (T1), and Timer 2 (T2). Each is designated a pair of 8-bit registers in the SFRs. The pair consists of a most significant (high) byte and least significant (low) byte. The respective registers are TL0, TH0, TL1, TH1, TL2, and TH2.

Timer Set-up

Refer to Table 8 for TMOD, TCON, and T2CON registers regarding timers T0, T1, and T2. The following tables provide TMOD values to be used to set up Timers T0, T1, and T2.

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set separately to turn the timer on.

Table 14:Timer/Counter 0

				10D
	Mode	Function	Internal Control ¹	External Control ²
Used as Timer	0	13-bit Timer	00H	08H
	1	16-bit Timer	01H	09H
	2	8-bit Auto-Reload	02H	0AH
	3	Two 8-bit Timers	03H	0BH
Used as Counter	0	13-bit Timer	04H	0CH
	1	16-bit Timer	05H	0DH
	2	8-bit Auto-Reload	06H	0EH
	3	Two 8-bit Timers	07H	0FH
				T0-0.0 25008

1. The Timer is turned ON/OFF by setting/clearing bit TR0 in the software.

2. The Timer is turned ON/OFF by the 1 to 0 transition on INT0# (P3.2) when TR0 = 1 (hardware control).





T0-0.0 25008

Table 15:Timer/Counter 1

				IOD
	Mode	Function	Internal Control ¹	External Control ²
Used as Timer	0	13-bit Timer	00H	80H
	1	16-bit Timer	10H	90H
	2	8-bit Auto-Reload	20H	A0H
	3	Does not run	30H	B0H
Used as Counter	0	13-bit Timer	40H	C0H
	1	16-bit Timer	50H	D0H
	2	8-bit Auto-Reload	60H	E0H
	3	Not available	-	-

1. The Timer is turned ON/OFF by setting/clearing bit TR1 in the software.

2. The Timer is turned ON/OFF by the 1 to 0 transition on INT1# (P3.3) when TR1 = 1 (hardware control).

		T20	CON	
	Mode	Internal Control ¹	External Control ²	
	16-bit Auto-Reload	00H	08H	
	16-bit Capture	01H	09H	
Used as Timer	Baud rate generator receive and transmit same baud rate	34H	36H	
	Receive only	24H	26H	
-	Transmit only	14H	16H	
Used as	16-bit Auto-Reload	02H	0AH	
Counter	16-bit Capture	03H	0BH	

Table 16: Timer/Counter 2

1. Capture/Reload occurs only on timer/counter overflow.

2. Capture/Reload occurs on timer/counter overflow and a 1 to 0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generating mode.



Data Sheet

Programmable Clock-Out

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- 2. to output a 50% duty cycle clock ranging from 122 Hz to 8 MHz at a 16 MHz operating frequency (61 Hz to 4 MHz in 12 clock mode).

To configure Timer/Counter 2 as a clock generator, bit C/#T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

Oscillator Frequency n x (65536 - RCAP2H, RCAP2L)

n = 2 (in 6 clock mode) 4 (in 12 clock mode)

Where (RCAP2H, RCAP2L) = the contents of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode, Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will not be the same.



Data Sheet

Serial I/O

Full-Duplex, Enhanced UART

The device serial I/O port is a full-duplex port that allows data to be transmitted and received simultaneously in hardware by the transmit and receive registers, respectively, while the software is performing other tasks. The transmit and receive registers are both located in the Serial Data Buffer (SBUF) special function register. Writing to the SBUF register loads the transmit register, and reading from the SBUF register obtains the contents of the receive register.

The UART has four modes of operation which are selected by the Serial Port Mode Specifier (SM0 and SM1) bits of the Serial Port Control (SCON) special function register. In all four modes, transmission is initiated by any instruction that uses the SBUF register as a destination register. Reception is initiated in mode 0 when the Receive Interrupt (RI) flag bit of the Serial Port Control (SCON) SFR is cleared and the Reception Enable/ Disable (REN) bit of the SCON register is set. Reception is initiated in the other modes by the incoming start bit if the REN bit of the SCON register is set.

Framing Error Detection

Framing Error Detection is a feature, which allows the receiving controller to check for valid stop bits in modes 1, 2, or 3. Missing stops bits can be caused by noise in serial lines or from simultaneous transmission by two CPUs.

Framing Error Detection is selected by going to the PCON register and changing SMOD0 = 1 (see Figure 7). If a stop bit is missing, the Framing Error bit (FE) will be set. Software may examine the FE bit after each reception to check for data errors. After the FE bit has been set, it can only be cleared by software. Valid stop bits do not clear FE. When FE is enabled, RI rises on the stop bit, instead of the last data bit (see Figure 8 and Figure 9).










Figure 7: Framing Error Block Diagram











Data Sheet

Automatic Address Recognition

Automatic Address Recognition helps to reduce the MCU time and power required to talk to multiple serial devices. Each device is hooked together sharing the same serial link with its own address. In this configuration, a device is only interrupted when it receives its own address, thus eliminating the software overhead to compare addresses.

This same feature helps to save power because it can be used in conjunction with idle mode to reduce the system's overall power consumption. Since there may be multiple slaves hooked up serial to one master, only one slave would have to be interrupted from idle mode to respond to the master's transmission. Automatic Address Recognition (AAR) allows the other slaves to remain in idle mode while only one is interrupted. By limiting the number of interruptions, the total current draw on the system is reduced.

There are two ways to communicate with slaves: a group of them at once, or all of them at once. To communicate with a group of slaves, the master sends out an address called the given address. To communicate with all the slaves, the master sends out an address called the "broadcast" address.

AAR can be configured as mode 2 or 3 (9-bit modes) and setting the SM2 bit in SCON. Each slave has its own SM2 bit set waiting for an address byte (9th bit = 1). The Receive Interrupt (RI) flag will only be set when the received byte matches either the given address or the broadcast address. Next, the slave then clears its SM2 bit to enable reception of the data bytes (9th bit = 0) from the master. When the 9th bit = 1, the master is sending an address. When the 9th bit = 0, the master is sending actual data.

If mode 1 is used, the stop bit takes the place of the 9th bit. Bit RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit. Note that mode 0 cannot be used. Setting SM2 bit in the SCON register in mode 0 will have no effect.

Each slave's individual address is specified by SFR SADDR. SFR SADEN is a mask byte that defines "don't care" bits to form the given address when combined with SADDR. See the example below:

Slave 1

SADDR	=	1111 0001
SADEN	=	1111 1010
GIVEN	=	1111 0X0X

Slave 2

SADDR	=	1111 0011
SADEN	=	1111 1001
GIVEN	=	1111 0XX1



Data Sheet

Using the Given Address to Select Slaves

Any bits masked off by a 0 from SADEN become a "don't care" bit for the given address. Any bit masked off by a 1, becomes ANDED with SADDR. The "don't cares" provide flexibility in the userdefined addresses to address more slaves when using the given address.

Shown in the example above, Slave 1 has been given an address of 1111 0001 (SADDR). The SADEN byte has been used to mask off bits to a given address to allow more combinations of selecting Slave 1 and Slave 2. In this case for the given addresses, the last bit (LSB) of Slave 1 is a "don't care" and the last bit of Slave 2 is a 1. To communicate with Slave 1 and Slave 2, the master would need to send an address with the last bit equal to 1 (e.g. 1111 0001) since Slave 1's last bit is a don't care and Slave 2's last bit has to be a 1. To communicate with Slave 1 alone, the master would send an address with the last bit equal to 0 (e.g. 1111 0000), since Slave 2's last bit is a 1. See the table below for other possible combinations.

Select Slave 1 Only							
Slave 1 Given Address Possible Addresses							
	1111 0X0X	1111 0000 1111 0100					

Select Slave 2 Only							
Slave 2 Given Address Possible Addresses							
	1111 0XX1	1111 0111					
	1111 0011						

Select Slaves 1 and 2						
Slaves 1 and 2 Possible Addresses						
1111 0001						
	1111 0101					

If the user added a third slave such as the example below:

Slave 3

SADDR = 1111 1001 SADEN = 1111 0101 GIVEN = 1111 X0X1



Select Slave 3 Only							
Slave 2 Given Address Possible Addresses							
	1111 X0X1	1111 1011 1111 1001					

The user could use the possible addresses above to select slave 3 only. Another combination could be to select slave 2 and 3 only as shown below.

Select Slaves 2 and 3 Only				
Slaves 2 and 3 Possible Addresses				
1111 0011				

More than one slave may have the same SADDR address as well, and a given address could be used to modify the address so that it is unique.

Using the Broadcast Address to Select Slaves

Using the broadcast address, the master can communicate with all the slaves at once. It is formed by performing a logical OR of SADDR and SADEN with 0s in the result treated as "don't cares".

Slave 1

1111 0001 = SADDR +1111 1010 = SADEN 1111 1X11 = Broadcast

"Don't cares" allow for a wider range in defining the broadcast address, but in most cases, the broadcast address will be FFH.

On reset, SADDR and SADEN are "0". This produces an given address of all "don't cares" as well as a broadcast address of all "don't cares." This effectively disables Automatic Addressing mode and allows the microcontroller to function as a standard 8051, which does not make use of this feature.

Data Sheet



Watchdog timer

The programmable Watchdog Timer (WDT) is for fail safe protection against software deadlock and for automatic recovery.

The Watchdog timer can be utilized as a watchdog or a timer. To use the Watchdog timer as a watchdog, WDRE (WDTC[3]) should be set to "1." To use the Watchdog timer as a timer only, WDRE should be set to "0" so that an interrupt will be generated upon timer overflow, and the EWD (IEA[6]) should be set to "1" in order to enable the interrupt.

Watchdog Timer Mode

To protect the system against software deadlock, WDT (WDTC[1]) should be refreshed within a userdefined time period. Without a periodic refresh, an internal hardware reset will be initiated when WDRE (WDTC[3]) = 1). The WDRE bit can only be cleared by a power-on reset.

Any Write to WDTC must be preceded by a correct feed sequence. If WDTON (WDTC[6])=0, SWDT (WDTC[0]) controls the start or stop of the watchdog. If WDTON = 1, the watchdog starts regardless of SWDT and cannot be stopped.

The upper 8 bits of the time base register (WDTD) is used as the reload register of the counter. When WDT (WDTC[1]) is set to "1," the content of WDTD is loaded into the watchdog counter and the prescaler is also cleared.

If a watchdog reset occurs, the internal reset is active for at least one watchdog clock cycle. The code execution will begin immediately after the reset cycle.

The WDTS flag bit is set by Watchdog timer overflow and can only be cleared by power-on reset. Users can also clear the WDTS bit by writing "1" to it following a correct feed sequence.

Pure Timer Mode

In Timer mode, the WDTC and WDTD can be written at any time without a feed sequence. Setting or clearing the SWDT bit will start or stop the counter. A timer overflow will set the WDTS bit. Writing "1" to this bit clears the bit. When an overflow occurs, the content of WDTD is reloaded into the counter and the Watchdog timer immediately begins to count again. If the interrupt is enabled, an interrupt will occur when the timer overflows. The vector address is 053H and it has a second level priority by default. A feed sequence is not required in this mode.

Clock Source

The WDT in the device uses the system clock (XTAL1) as its time base. So strictly speaking, it is a watchdog counter rather than a Watchdog timer. The WDT register will increment every 344,064 crystal clocks. The upper 8-bits of the time base register (WDTD) are used as the reload register of the WDT.

Figure 10 provides a block diagram of the WDT. Two SFRs (WDTC and WDTD) control Watchdog timer operation.

The time-out period of the WDT is calculated as follows:

Period = (255 - WDTD) * 344064 * 1/f_{CLK (XTAL1)}

where WDTD is the value loaded into the WDTD register and f_{OSC} is the oscillator frequency.



Data Sheet

Feed Sequence

In Watchdog mode (WDRE=1), a feed sequence is needed to write into the WDTC register.

The correct feed sequence is:

- 1. write FDH to SFIS1,
- 2. write 2AH to SFIS0, then
- 3. write to the WDTC register

An incorrect feed sequence will cause an immediate reset in Watchdog mode.

In Timer mode, the WDTC and WDTD can be written at any time. A feed sequence is not required.

Power Saving Considerations for Using the Watchdog Timer

During Idle mode, the Watchdog timer will remain active. The device should be awakened and the Watchdog timer refreshed periodically before expiration. During Power-down mode, the Watchdog timer is stopped. When the Watchdog timer is used as a pure timer, users can turn off the clock to save power. See "Power Management Control Register (PMC)" on page 22.




Figure 10: Block Diagram of Programmable Watchdog Timer





Security Lock

The security lock protects against software piracy and prevents the contents of the flash from being read by unauthorized parties. It also protects against code corruption resulting from accidental erasing and programming to the internal flash memory. There are two different types of security locks in the device security lock system: Chip-Level Security Lock and Page-Level Security Lock.

Chip-Level Security Lock

There are four types of chip-level security locks.

- 1. Disable External MOVC instruction
- 2. Disable External Host Mode (Except Read Chip ID and Chip-Erase commands)
- 3. Disable Boot from External Memory
- 4. Disable External IAP commands (Except Chip-Erase commands)

Users can turn on these security locks in any combination to achieve the security protection scheme. To unlock security locks, the Chip-Erase command must be used.

Disable External MOVC instruction

When Disable-Extern-MOVC command is executed either by External Host Mode command or IAP Mode Command, MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory.

Disable External Host Mode

When Disable-Extern-Host-Cmd command is executed either by External Host Mode Command or IAP Mode Command, all external host mode commands are disabled except Chip-Erase command and Read-ID command.

Upon activation of this option, the device can not be accessed through external host mode. User can not verify and copy the contents of the internal flash

Disable Boot From External Memory

When Disable-Extern-Boot command is executed either by External Host Mode Command or IAP Mode Command, the EA pin value will be ignored during chip Reset and always boot from the internal memory.

Disable External IAP Commands

When Disable-Extern-IAP command is executed either by External Host Mode Command or IAP Mode Command, all IAP commands executed from external memory are disabled except Chip-Erase command. All IAP commands executed from internal memory are allowed if the Page Lock is not set.

Page-Level Security Lock

When any of Secure-Page0, Secure-Page1, Secure-Page2, Secure-Page3, or Secure-Page4 command is executed, the individual page (Page0, Page1, Page2, Page3, or Page4) will enter secured mode. No part of the page can be verified by either External Host mode commands or IAP commands. MOVC instructions are also unable to read any data from the page.



To unlock the security locks on Page0-3 of the primary partition (Partition0), the Partition0-Erase command must be used. To unlock the security lock on Page4, the Chip-Erase command must be used.

Read Operation Under Lock Condition

The following three cases can be used to indicate the Read operation is targeting a locked, secured memory area:

- 1. External host mode: Read-back = 55H (locked)
- 2. IAP command: Read-back = previous SFDT data
- 3. MOVC: Read-back = 00H (blank)



Data Sheet

Reset

A system reset initializes the MCU and begins program execution at program memory location 0000H or the boot vector address. The reset input for the device is the RST pin. In order to reset the device, a logic level high must be applied to the RST pin for at least two machine cycles (24 clocks), after the oscillator becomes stable. ALE and PSEN# are weakly pulled high during reset. During reset, ALE and PSEN# output a high level in order to perform a proper reset. This level must not be affected by external element. A system reset will not affect the 512 Bytes of on-chip RAM while the device is running, however, the contents of the on-chip RAM during power up are indeterminate. Following reset, all Special Function Registers (SFR) return to their reset values outlined in Tables 4 to 9.

Power-on Reset

At initial power up, the port pins will be in a random state until the oscillator has started and the internal reset algorithm has weakly pulled all pins high.

When power is applied to the device, the RST pin must be held high long enough for the oscillator to start up (usually several milliseconds for a low frequency crystal), in addition to two machine cycles for a valid power-on reset. An example of a method to extend the RST signal is to implement a RC circuit by connecting the RST pin to V_{DD} through a 10 μ F capacitor and to V_{SS} through an 8.2K Ω resistor as shown in Figure 11. Note that if an RC circuit is being used, provisions should be made to ensure the V_{DD} rise time does not exceed 1 millisecond and the oscillator start-up time does not exceed 10 milliseconds.

For a low frequency oscillator with slow start-up time the reset signal must be extended in order to account for the slow start-up time. This method maintains the necessary relationship between V_{DD} and RST to avoid programming at an indeterminate location. The POF flag in the PCON register is set to indicate an initial power up condition. The POF flag will remain active until cleared by software. Please refer to Section 3.5, PCON register definition, for detailed information.

For more information on system level design techniques, please review the **Design Considerations for** *the SST FlashFlex Family Microcontroller* application note.




Figure 11: Power-on Reset Circuit



Data Sheet

Boot Sequence

After Power On Reset, the device can boot from one of three locations: zero, default boot vector (see Table 12), or a user-defined boot vector. The checking sequence follows the flowchart in Figure 12. If the device uses external code memory (EA#=0), the boot-start address is always zero. The next sequence is to detect any external hardware pin setup.

The device should check P1[0] and P1[1] at the falling edge of reset. (See Figure 13 for the timing diagram.) If both pins are low, the device is forced to boot from either the default boot vector or the userdefined boot vector depending on the setting of Boot_From_User_Vector_i. The Boot_Status_Flag bit (HWIAP) in the SFCF register indicates whether or not the system booted with P1[0] and P1[1] set to low during reset. (See Section , "Special Function Registers" on page 11 for details.)

Programming the control bits (Boot_From_User_Vector_i and Boot_From_Zero_i) can be done through IAP mode commands or External Host Mode commands. The factory default setting for these two bits is "1" and will lead the system to boot from the default boot vector per Table 12.

When the device is configured to boot from a user-defined vector, users should use the Set_User_Boot_Vector command to program the Boot Vector[7:0]. The final boot vector address is calculated in Table 17.

		Bit Number										
Device	15	14	13	13 12 11 10 9 8 7 6 5 4 3 2 1 0						0		
SST89E54RC	0	0		Boot Vector[7:0] 0 0 0 0 0 0					0			
SST89E52RC	0	0	0	0 Boot Vector[7:0]				0	0	0	0	0

Table 17: Boot Vector Address

T0-0.1 25008

A Microchip Technology Company

Data Sheet




Figure 12:Boot Sequence Flowchart




Figure 13: Hardware Pin Setup



Data Sheet

Interrupt Priority and Polling Sequence

The device supports seven interrupt sources under a four level priority scheme. Table 18 and Figure 14 summarize the polling sequence of the supported interrupts.










Table 18: Interrupt Polling Sequence

Description	Interrupt Flag	Vector Address	Interrupt Enable	Interrupt Priority	Service Priority	Wake-Up Power-down
Ext. Int0	IE0	0003H	EX0	PX0/H	1(highest)	yes
Watchdog	-	0053H	EWD	PWD/H	2	no
ТО	TF0	000BH	ET0	PT0/H	3	no
Ext. Int1	IE1	0013H	EX1	PX1/H	4	yes
T1	TF1	001BH	ET1	PT1/H	5	no
UART	TI/RI	0023H	ES	PS/H	6	no
T2	TF2, EXF2	002BH	ET2	PT2/H	7	no

T0-0.0 25008





Power-Saving Modes

The device provides two power saving modes of operation for applications where power consumption is critical. The two modes are idle and power-down, see Table 19.

In addition to these two power saving modes, users can choose to set the device to run at one of four slower clock rates to reduce power consumption. See Section , "Clock Divider Option".

Another option is to turn off the clocks by individual functional blocks, please refer to Section , the PMC register definition, for detailed information.

Idle Mode

Idle mode is entered setting the IDL bit in the PCON register. In idle mode, the program counter (PC) is stopped. The system clock continues to run and all interrupts and peripherals remain active. The on-chip RAM and the special function registers hold their data during this mode.

The device exits idle mode through either a system interrupt or a hardware reset. Exiting idle mode via system interrupt, the start of the interrupt clears the IDL bit and exits idle mode. After exit the Interrupt Service Routine, the interrupted program resumes execution beginning at the instruction immediately following the instruction which invoked the idle mode. A hardware reset starts the device similar to a power-on reset.

Power-down Mode

The power-down mode is entered by setting the PD bit in the PCON register. In the power-down mode, the clock is stopped and external interrupts are active for level sensitive interrupts only. SRAM contents are retained during power-down, the minimum V_{DD} level is 2.0V.

The device exits power-down mode through either an enabled external level sensitive interrupt or a hardware reset. The start of the interrupt clears the PD bit and exits power-down. Holding the external interrupt pin low restarts the oscillator, the signal must hold low at least 1024 clock cycles before bringing back high to complete the exit. Upon interrupt signal restored to logic V_{IH} , the interrupt service routine program execution resumes beginning at the instruction immediately following the instruction which invoked power-down mode. A hardware reset starts the device similar to power-on reset.

To exit properly out of power-down, the reset or external interrupt should not be executed before the V_{DD} line is restored to its normal operating voltage. Be sure to hold V_{DD} voltage long enough at its normal operating level for the oscillator to restart and stabilize (normally less than 10 ms).



Data Sheet

Table 19: Power Saving Modes

Mode	Initiated by	State of MCU	Exited by
Idle	Software (Set IDL bit in PCON) MOV PCON, #01H;	 CLK is running. Interrupts, serial port and timers/counters are active. Program Counter is stopped. ALE and PSEN# signals at a HIGH level during Idle. All registers remain unchanged. 	Enabled interrupt or hardware reset. Start of interrupt clears IDL bit and exits idle mode, after the ISR RETI instruction, program resumes execution beginning at the instruction following the one that invoked idle mode. A user could consider placing two or three NOP instructions after the instruction that invokes idle mode to eliminate any problems. A hardware reset restarts the device similar to a power-on reset.
Power- down	Software (Set PD bit in PCON) MOV PCON, #02H;	 CLK is stopped. On-chip SRAM and SFR data is maintained. ALE and PSEN# signals at a LOW level during power - down. External Interrupts are only active for level sensitive interrupts, if enabled. 	Enabled external level sensitive inter- rupt or hardware reset. Start of inter- rupt clears PD bit and exits power- down mode, after the ISR RETI instruc- tion program resumes execution begin- ning at the instruction following the one that invoked power-down mode. A user could consider placing two or three NOP instructions after the instruction that invokes power-down mode to elimi- nate any problems. A hardware reset restarts the device similar to a power- on reset.

T0-0.0 25008



Data Sheet

System Clock and Clock Options

Clock Input Options and Recommended Capacitor Values for Oscillator

Shown in Figure 15 are the input and output of an internal inverting amplifier (XTAL1, XTAL2), which can be configured for use as an on-chip oscillator.

When driving the device from an external clock source, XTAL2 should be left disconnected and XTAL1 should be driven.

At start-up, the external oscillator may encounter a higher capacitive load at XTAL1 due to interaction between the amplifier and its feedback capacitance. However, the capacitance will not exceed 15 pF once the external signal meets the V_{IL} and V_{IH} specifications.

Crystal manufacturer, supply voltage, and other factors may cause circuit performance to differ from one application to another. C1 and C2 should be adjusted appropriately for each design. Table 20, shows the typical values for C1 and C2 vs. crystal type for various frequencies

Table 20: Recommended Values for C1 and C2 by Crystal Type

Crystal	C1 = C2		
Quartz	20-30pF		
Ceramic	40-50pF		

T0-0.1 25008

More specific information about on-chip oscillator design can be found in the *FlashFlex Oscillator Circuit Design Considerations* application note.

Clock Doubling Option

By default, the device runs at 12 clocks per machine cycle (x1 mode). The device has a clock doubling option to speed up to 6 clocks per machine cycle. Please refer to Table 21 for detail.

Clock double mode can be enabled either via the external host mode or the IAP mode. Please refer to Table 13 for the IAP mode enabling command (When set, the Enable-Clock-Double_i bit in the SFST register will indicate 6-clock mode.).

The clock double mode is only for doubling the internal system clock and the internal flash **memory**, **i.e. EA#=1**. To access the external memory and the peripheral devices, careful consideration must be taken. Also note that the crystal output (XTAL2) will not be doubled.



Data Sheet

Clock Divider Option

The device has an option to run at scaled-down clock rates of 1/4, 1/16, 1/256, and 1/1024. The COEN bit in the COSR register must be set to enable this option. The CO_SEL bits are set to select the clock rate. See the COSR register for more information.




Figure 15:Oscillator Characteristics

Table 21: Clock Doubling Features

Device	Sta	indard Mode (x1)	Clock Double Mode (x2)			
	Clocks per Machine Cycle	Max. External Clock Frequency (MHz)	Clocks per Machine Cycle	Max. External Clock Frequency (MHz)		
SST89E5xRC	12	33	6	16		

T0-0.0 25008



Data Sheet

Electrical Specification

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Ambient Temperature Under Bias	
Storage Temperature	
Voltage on EA# Pin to V _{SS}	0.5V to +14.0V
D.C. Voltage on Any Pin to Ground Potential	$\dots \dots \dots$ -0.5V to V _{DD} +0.5V
Transient Voltage (<20ns) on Any Other Pin to V _{SS}	1.0V to V _{DD} +1.0V
Maximum I _{OL} per I/O Pins P1.5, P1.6, P1.7	
Maximum I _{OL} per I/O for All Other Pins	15mA
Package Power Dissipation Capability (T _A = 25°C)	1.5W
Through Hole Lead Soldering Temperature (10 Seconds)	300°C
Surface Mount Solder Reflow Temperature ¹	260°C for 10 seconds
Output Short Circuit Current ²	50 mA

1. Excluding certain with-Pb 32-PLCC units, all packages are 260°C capable in both non-Pb and with-Pb solder versions.

Certain with-Pb 32-PLCC package types are capable of 240°C for 10 seconds; please consult the factory for the latest information. 2. Outputs shorted for no more than one second. No more than one output shorted at a time.

(Based on package heat transfer limitations, not device power consumption.

Note: This specification contains preliminary information on new products in production. The specifications are subject to change without notice.

Symbol	Description	Min.	Max	Unit
T _A	Ambient Temperature Under Bias			
	Standard	0	+70	°C
V _{DD}	Supply Voltage			
	SST89E5xRC	4.5	5.5	V
fosc	Oscillator Frequency			
	SST89E5xRC	0	33	MHz
	Oscillator Frequency for In-Application pro- gramming			
	SST89E5xRC	.25	33	MHz

Table 22: Operating Range

T0-0.1 25008

Table 23: Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ¹	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
I _{LTH} ¹	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78
				T0-0.0 25008

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



Data Sheet

Table 24: AC Conditions of Test¹

Input Rise/Fall Time	Output Load
10ns	C _L = 100 pF

1. See Figures 21 and 23

T24.1 25008

Table 25: Recommended System Power-up Timings

Symbol	Parameter	Minimum	Units
T _{PU-READ} ¹	Power-up to Read Operation	100	μs
T _{PU-WRITE} ¹	Power-up to Write Operation	100	μs

T0-0.2 25008

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter

Table 26:Pin Impedance (TA=25 °C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ¹	I/O Pin Capacitance	$V_{I/O} = 0V$	15 pF
C _{IN} ¹	Input Capacitance	$V_{IN} = 0V$	12 pF
L _{PIN} ²	Pin Inductance		20 nH
			T0-0.4 25008

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

2. Refer to PCI spec.



Data Sheet

DC Electrical Characteristics

Symbo I	Parameter	Test Conditions	Min	Max	Unit s
V _{IL}	Input Low Voltage	4.5 < V _{DD} < 5.5	-0.5	0.2V _{DD} - 0.1	V
V _{IH}	Input High Voltage	4.5 < V _{DD} < 5.5	0.2V _{DD} + 0.9	V _{DD} + 0.5	V
V _{IH1}	Input High Voltage (XTAL1, RST)	4.5 < V _{DD} < 5.5	0.7V _{DD}	V _{DD} + 0.5	V
V _{OL}	Output Low Voltage (Ports 1.5, 1.6, 1.7)	$V_{DD} = 4.5V$			
		I _{OL} = 16mA		1.0	V
V _{OL}	Output Low Voltage (Ports 1, 2, 3) ¹	V _{DD} = 4.5V			
		$I_{OL} = 100 \mu A^2$		0.3	V
		$I_{OL} = 1.6 m A^2$		0.45	V
		$I_{OL} = 3.5 \text{mA}^2$		1.0	V
V _{OL1}	Output Low Voltage (Port 0, ALE, PSEN#)	$V_{DD} = 4.5V$			
		$I_{OL} = 200 \mu A^2$		0.3	V
		$I_{OL} = 3.2 \text{mA}^2$		0.45	V
V _{OH}	Output High Voltage (Ports 1, 2, 3, ALE,	$V_{DD} = 4.5V$			
	PSEN#) ^{1, 3}	I _{OH} = -10μA	V _{DD} - 0.3		V
		I _{OH} = -30μA	V _{DD} - 0.7		V
		I _{OH} = -60µА	V _{DD} - 1.5		V
V _{OH1}	Output High Voltage (Port 0 in External Bus	$V_{DD} = 4.5V$			
	Mode) ⁴	I _{OH} = -200μA	V _{DD} - 0.3		V
		I _{OH} = -3.2mA	V _{DD} - 0.7		V
I _{IL}	Logical 0 Input Current (Ports 1, 2, 3)	$V_{IN} = 0.4V$		-75	μA
I _{TL}	Logical 1-to-0 Transition Current (Ports 1, 2, 3) ⁵	V _{IN} = 2V		-650	μA
ILI	Input Leakage Current (Port 0)	0.45 < V _{IN} < V _{DD} - 0.3		±10	μA
R _{RST}	RST Pull-down Resistor		40	225	KΩ
C _{IO}	Pin Capacitance ⁶	@ 1 MHz, 25°C		15	pF
I _{DD}	Power Supply Current				
	Active Mode @ 33 MHz			32	mA
	Idle Mode@ 33 MHz			26	mA
	Power-down Mode (min V _{DD} = 2V)	$T_A = 0^\circ C$ to $70^\circ C$		50	μA

Table 27:DC Characteristics for SST89E5xRC: $T_A = -0^{\circ}C$ to $+70^{\circ}C$; $V_{DD} = 4.5-5.5V$; $V_{SS} = 0V$

T0-0.1 25008

1. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 15mA

Maximum I_{OL} per 8-bit port:26mA

Maximum I_{OL} total for all outputs:71mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification.

Pins are not guaranteed to sink current greater than the listed test conditions.



Data Sheet

- 2. Capacitive loading on Ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL}s of ALE and Ports 1 and 3. The noise due to external bus capacitance discharging into the Port 0 and 2 pins when the pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- 3. Load capacitance for Port 0, ALE and PSEN#= 100pF, load capacitance for all other outputs = 80 pF.
- 4. Capacitive loading on Ports 0 and 2 may cause the V_{OH} on ALE and PSEN# to momentarily fall below the V_{DD} 0.7 specification when the address bits are stabilizing.
- 5. Capacitive loading on Ports 0 and 2 may cause the V_{OH} on ALE and PSEN# to momentarily fall below the V_{DD} 0.7 specification when the address bits are stabilizing.
- 6. Pin capacitance is characterized but not tested. EA# is 25pF (max).



Data Sheet

AC Electrical Characteristics

AC Characteristics:

(Over Operating Conditions: Load Capacitance for Port 0, ALE#, and PSEN# = 100pF; Load Capacitance for All Other Outputs = 80pF)

Table 28:AC Electrical Characteristics	$(1 \text{ of } 2)T_A = -0^{\circ}C \text{ to } +70^{\circ}C, V_{DD} = 4.5$ -
5.5V@33MHz, V _{SS} = 0V	

		Oscillator						
		25 MHz (x1 Mode) 12 MHz (x2 Mode) ¹		33 MHz (x1 Mode) 16 MHz (x2 Mode) ¹		Variable		Unit
Symbol	Parameter	Min	Max	Min	Max	Min	Max	s
1/T _{CLCL}	x1 Mode Oscillator Fre- quency	0	25	0	33	0		MHz
1/ 2T _{CLCL}	x2 Mode Oscillator Fre- quency	0	12	0	16	0		MHz
T _{LHLL}	ALE Pulse Width	65		46		2T _{CLCL} - 15		ns
T _{AVLL}	Address Valid to ALE Low			15		T _{CLCL} - 15 (5V)		ns
T _{LLAX}	Address Hold After ALE Low			15		T _{CLCL} - 15 (5V)		ns
T _{LLIV}	ALE Low to Valid Instr In				66		4T _{CLCL} - 45 (5V)	ns
T _{LLPL}	ALE Low to PSEN# Low			15		T _{CLCL} - 15 (5V)		ns
T _{PLPH}	PSEN# Pulse Width			76		3T _{CLCL} - 15 (5V)		ns
T _{PLIV}	PSEN# Low to Valid Instr In				41		3T _{CLCL} - 50 (5V)	ns
T _{PXIX}	Input Instr Hold After PSEN#					0		ns
T _{PXIZ}	Input Instr Float After PSEN#				15		T _{CLCL} - 15 (5V)	ns
T _{PXAV}	PSEN# to Address valid	32		22		T _{CLCL} - 8		ns
T _{AVIV}	Address to Valid Instr In				92		5T _{CLCL} - 60 (5V)	ns
T _{PLAZ}	PSEN# Low to Address Float		10		10		10	ns
T _{RLRH}	RD# Pulse Width			152		6T _{CLCL} - 30 (5V)		ns
T _{WLWH}	Write Pulse Width (WE#)			152		6T _{CLCL} - 30 (5V)		ns
T _{RLDV}	RD# Low to Valid Data In				102		5T _{CLCL} - 50 (5V)	ns
T _{RHDX}	Data Hold After RD#	0		0		0		ns
T _{RHDZ}	Data Float After RD#				49		2T _{CLCL} - 12 (5V)	ns
T _{LLDV}	ALE Low to Valid Data In				192		8T _{CLCL} - 50 (5V)	ns
T _{AVDV}	Address to Valid Data In				198		9T _{CLCL} - 75 (5V)	ns





		Oscillator							
		25 MHz (x1 Mode) 12 MHz (x2 Mode) ¹		33 MHz (x1 Mode) 16 MHz (x2 Mode) ¹		Variable		Unit	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	S	
T _{LLWL}	ALE Low to RD# or WR# Low			76	106	3T _{CLCL} - 15 (5V)	3T _{CLCL} + 15 (5V)	ns	
T _{AVWL}	Address to RD# or WR# Low			91		4T _{CLCL} - 30 (5V)		ns	
T _{QVWX}	Data Valid to WR# High to Low Transition		20		10	T _{CLCL} - 20		ns	
T _{WHQX}	Data Hold After WR#			10		T _{CLCL} - 20 (5V)		ns	
T _{QVWH}	Data Valid to WR# High			162		7T _{CLCL} - 50 (5V)		ns	
T _{RLAZ}	RD# Low to Address Float		0		0		0	ns	
T _{WHLH}	RD# to WR# High to ALE High			15	45	T _{CLCL} - 15 (5V)	T _{CLCL} + 15 (5V)	ns	

Table 28:AC Electrical Characteristics (Continued) (2 of 2) $T_A = -0^{\circ}C$ to $+70^{\circ}C$, $V_{DD} = 4.5-5.5V@33MHz$, $V_{SS} = 0V$

1. Calculated values are for x1 Mode only



Data Sheet

Explanation of Symbols


Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.


- A: Address
- C: Clock
- D: Input data
- H: Logic level HIGH
- I: Instruction (program memory contents)
- L: Logic level LOW or ALE
- P: PSEN#
- For example:
 - T_{AVLL} = Time from Address Valid to ALE Low •
 - T_{LLPL} = Time from ALE Low to PSEN# Low

- Q: Output data
- R: RD# signal
- T: Time
- V: Valid
- W: WR# signal
- X: No longer a valid logic level
- Z: High Impedance (Float)



Data Sheet








Figure 17: External Data Memory Read Cycle








Figure 18: External Data Memory Write Cycle

Table 29: External Clock Drive

		Oscillator						
	12	12MHz		ИНz	Variable]	
Parameter	Min	Max	Min	Max	Min	Max	Units	
Oscillator Frequency					0	40	MHz	
	83		30.3				ns	
High Time			10.6		0.35T _{CLCL}	0.65T _{CLCL}	ns	
Low Time			10.6		0.35T _{CLCL}	0.65T _{CLCL}	ns	
Rise Time		20		10			ns	
Fall Time		20		10			ns	
	Oscillator Frequency High Time Low Time Rise Time	Parameter Min Oscillator Frequency 83 High Time 1000000000000000000000000000000000000	ParameterMinMaxOscillator Frequency83High Time1Low Time20	ParameterMinMaxMinOscillator Frequency8330.3High Time10.6Low Time20	12MHz33MHzParameterMinMaxMinMaxOscillator Frequency8330.3-High Time10.610.6-Low Time2010	12MHz33MHzVariParameterMinMaxMinMaxMinOscillator Frequency008330.30High Time10.60.35T_{CLCL}Low Time10.60.35T_{CLCL}Rise Time2010	$\begin{tabular}{ c c c c c } \hline 12 \mbox{Mir$} & 33 \mbox{$Mir} & Variable \\ \hline Parameter & Min & Max & Min & Max & Min & Max \\ \hline Oscillator Frequency & & & & & & & & & & & & & & & & & & &$	

T0-0.2 25008




Figure 19: External Clock Drive Waveform





Table 30:Serial Port Timing

			Oscillator					
		12	MHz	lz 33MHz		Variable		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
T _{XLXL}	Serial Port Clock Cycle Time	1.0		0.36 4		12T _{CLCL}		μs
T _{QVXH}	Output Data Setup to Clock Rising Edge	700		170		10T _{CLCL} - 133		ns
T _{XHQX}	Output Data Hold After Clock Ris- ing Edge	50		11		2T _{CLCL} - 117 2T _{CLCL} - 50		ns ns
T _{XHDX}	Input Data Hold After Clock Rising Edge	0		0		0		ns
T _{XHDV}	Clock Rising Edge to Input Data Valid		700		170		10T _{CLCL} - 133	ns

T0-0.2 25008




Figure 20: Shift Register Mode Timing Waveforms




Figure 21:AC Testing Input/Output Test Waveform



Data Sheet




Figure 22: Float Waveform




Figure 23: A Test Load Example





Figure 24:I_{DD} Test Condition, Active Mode












Figure 26:I_{DD} Test Condition, Power-down Mode

Table 31:Flash Memory Programming/Verification Parameters¹

Parameter ²	Мах	Units
Chip-Erase Time	350	ms
Block-Erase Time	300	ms
Sector-Erase Time	30	ms
Byte-Program Time ³	100	μs
Re-map or Security bit Program Time	100	μs
	· ·	T0-0.0 25008

1. For IAP operations, the program execution overhead must be added to the above timing parameters.


2. Program and Erase times will scale inversely proportional to programming clock frequency.

3. Each byte must be erased before programming.



Data Sheet

Product Ordering Information



1. Environmental suffix "E" denotes non-Pb solder. SST non-Pb solder devices are "RoHS Compliant".

Valid Combinations

Valid Combinations for SST89E52RC

SST89E52RC-33-C-NJE SST89E52RC-33-C-PIE

Valid Combinations for SST89E54RC


SST89E54RC-33-C-NJE SST89E54RC-33-C-PIE

Note:Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



Data Sheet

Packaging Diagrams



SST Package Code: PI



Data Sheet




Figure 28:44-lead Plastic Lead Chip Carrier (PLCC) SST Package Code: NJ



Data Sheet

Table 32: Revision History

Revision	Description	Date
00	Initial Release of Fact Sheet	Feb 2005
01	Added 40-PDIP devices and associated MPNs.	Feb 2006
	Revised Function Block and Pin Assignment diagrams.	
	Revised Valid Combinations product numbers.	
	• Removed 4KByte product from the fact sheet (SST89x51RC).	
	Initial Release of Data Sheet	
02	 Revised factory pre-programed BSL statements to pre-programming by user capabilities, pages 1 and 30. 	Mar 2006
	• Changed 17/9/5 to 17/9 in first paragraph of Section 4.2 on page 27.	
	Changed 2FFFH to 3FFFH in Figure 3-2 on page 11.	
	 Removed Industrial (-40°C to +85°C) from Temperature Range on page 1, and Operation Temperature on page 55. 	
	• Changed $T_A = -40^{\circ}C$ to $+85^{\circ}C$ to $T_A = -0^{\circ}C$ to $+70^{\circ}C$ in Tables 12-6, 12-7, and 12-8	
	 Removed 44-lead TQFP from Package Available page 1 and TQ = TQFP from Package Type on page 55. 	
	 Removed "I" and "TQJE" packages from Valid Combinations on page 56. 	
	• Removed Package diagram for TQFP, Figure 14-3 on page 58.	
	• Globally removed all 3V (SST89V52RC/SST89V54RC) references.	
	Removed Pin Assignment for 44-lead TQFP on page 6.	
	 Edited Tables 42, 4-3 (page 28), 9-1, (page 40), 11-2 (page 44), 12-1 (page 45), 12-5 (page 46), and 12-7 (page 48) to remove 3V / 89V52EC references. 	-
	• Removed the entire "DC Characteristics for SST89V5xRC" table.	
	 Removed SST89V52RC and SST89V54RC valid combinations page 55. 	
	• Removed 44-lead Thin Quad Flat Pack (TQFP) package drawing.	
	• Edited figures 3-2 and 9-1 to remove 3V / 89V52EC.	
03	Changed reset value from 01x0x000b to 1000000b in Table 3-4, page 14.	May 2006
	• Changed reset value from 01x0x000b to 1000000b in SFCF register, page 16.	
	• Changed reset value from xxxx0xxb to 1011111b in SFCF register, page 18.	
	• Changed external host mode: Read-back = 00H to 55H, page 38.	
	• Changed MOVD: Read-back = FFH to 00h, page 38.	
	 Changed document status from preliminary specification to data sheet. 	
04	Changed FlashFlex51 to FlashFlex globally	Jan 2007
А	Applied new document format	Oct 2011
	Released document under letter revision system	
	Updated Spec number from S71259 to DS25088	
	· · · · · · · · · · · · · · · · · · ·	





ISBN:978-1-61341-720-1

© 2011 Silicon Storage Technology, Inc-a Microchip Technology Company. All rights reserved.

SST, Silicon Storage Technology, the SST logo, SuperFlash, MTP, and FlashFlex are registered trademarks of Silicon Storage Technology, Inc. MPF, SQI, Serial Quad I/O, and Z-Scale are trademarks of Silicon Storage Technology, Inc. All other trademarks and registered trademarks mentioned herein are the property of their respective owners.

Specifications are subject to change without notice. Refer to www.microchip.com for the most recent documentation. For the most current package drawings, please see the Packaging Specification located at http://www.microchip.com/packaging.

Memory sizes denote raw storage capacity; actual usable capacity may be less.

SST makes no warranty for the use of its products other than those expressly contained in the Standard Terms and Conditions of Sale.

For sales office locations and information, please see www.microchip.com.

Silicon Storage Technology, Inc. A Microchip Technology Company www.microchip.com