

PIC12LF1840T39A Data Sheet

8-Bit Flash Microcontroller with XLP Technology

Preliminary

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620762912

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



8-Bit Flash Microcontroller with XLP Technology

High-Performance RISC CPU:

- Only 49 Instructions to Learn:
- All single-cycle instructions except branches
- Operating Speed:
 - DC 32 MHz oscillator/clock input
 - DC 125 ns instruction cycle
- Interrupt Capability with Automatic Context
 Saving
- 16-Level Deep Hardware Stack with Optional Overflow/Underflow Reset
- Direct, Indirect and Relative Addressing modes:
- Two full 16-bit File Select Registers (FSRs)
- FSRs can read program and data memory

Flexible Oscillator Structure:

- Precision 32 MHz Internal Oscillator Block:
 - Factory calibrated to ± 1%, typical
 - Software selectable frequencies range of 31 kHz to 32 MHz
- 31 kHz Low-Power Internal Oscillator
- · Four Crystal modes up to 32 MHz
- Three External Clock modes up to 32 MHz
- 4X Phase Lock Loop (PLL)
- Fail-Safe Clock Monitor:
- Allows for safe shutdown if peripheral clock stops
- Two-Speed Oscillator Start-up
- Reference Clock module:
- Programmable clock output frequency and duty-cycle

Special Microcontroller Features:

- 1.8V-3.6V Operation
- Self-Reprogrammable under Software Control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Programmable Brown-out Reset (BOR)
- Extended Watchdog Timer (WDT)
- In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins
- In-Circuit Debug (ICD) via Two Pins
- Enhanced Low-Voltage Programming (LVP)
- Programmable Code Protection
- Power-Saving Sleep mode

Low-Power Features:

- · Standby Current:
 - 170 nA @ 1.8V, typical, RF Sleep
- Operating Current:
 - 35 µA @ 1 MHz, 1.8V, RF Sleep, typical
 - 9 mA @ 1 MHz, 1.8V, RF on at 0 dBm, typical
- 16.5 mA @ 1 MHz, 1.8V, RF on at +10 dBm, typical
- Low-Power Watchdog Timer Current:
 - 500 nA @ 3.0V, typical

RF Transmitter:

- Fully Integrated Transmitter
- FSK Operation up to 100 kbps
- OOK Operation up to 10 kbps
- Frequency-Agile Operation in 310, 433, 868 and 915 MHz Bands
- +10 dBm or 0 dBm Configurable Output Power

Analog Features:

- Analog-to-Digital Converter (ADC) module:
 - 10-bit resolution, 4 channels
 - Conversion available during Sleep
- Analog Comparator module:
 - One rail-to-rail analog comparator
- Power mode control
- Software controllable hysteresis
- · Voltage Reference module:
 - Fixed Voltage Reference (FVR) with 1.024V and 2.048V output levels
 - 5-bit rail-to-rail resistive DAC with positive and negative reference selection

Peripheral Features:

- 5 I/O Pins and 1 Input-Only Pin:
 - High current sink/source 25 mA/25 mA
 - Programmable weak pull-ups
 - Programmable interrupt-on-change pins
- Timer0: 8-Bit Timer/Counter with 8-Bit Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Dedicated, low-power 32 kHz oscillator driver
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler


Peripheral Features: (Continued)

- Enhanced CCP (ECCP) module:
 - Software selectable time bases
 - Auto-shutdown and auto-restart
 - PWM steering
- Master Synchronous Serial Port (MSSP) with SPI and I²C[™] with:
 - 7-bit address masking
 - SMBus/PMBus™ compatibility
- Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module:
 - RS-232, RS-485 and LIN compatible
 - Auto-Baud Detect
- Capacitive Sensing (CPS) module (mTouch[™]):
 - 4 input channels
- Data Signal Modulator module:
- Selectable modulator and carrier sources
- · SR Latch:
 - Multiple Set/Reset input options
 - Emulates 555 Timer applications

PIC12LF1840T39A Family Types

	Program Memory	-	ata nory		(ch)	(ch)	rs	bit)			ridge)	ridge)		
Device	Words	SRAM (bytes)	Data EEPROM (bytes)	I/OS ⁽¹⁾	10-bit ADC (CapSense (Comparato	Timers (8/16-	EUSART	dSSM	ECCP (Full-Br	ECCP (Half-Br	SR Latch	RF
PIC12LF1840T39A	4K	256	256	6	4	4	1	2/1	1	1		1	Yes	Yes

Note 1: One pin is input only.



© 2012 Microchip Technology Inc.

TABI	LE 1:	14	1-PIN AI	LOCATIO	N TABLE	E (PIC12L	.F1840T39	9A)								
ŝ	2	14-Pin TSSOP	A/D	Reference	CapSense	Comparator	SR Latch	Timers	ЕССР	EUSART	MSSP	Interrupt	Modulator	dn-llud	Basic	RF
R/	A0	13	AN0	DACOUT	CPS0	C1IN+	—	_	P1B ⁽¹⁾	TX ⁽¹⁾ CK ⁽¹⁾	SDO ⁽¹⁾ SS ⁽¹⁾	IOC	MDOUT	Y	ICSPDAT ICDDAT	—
R	A1	12	AN1	VREF	CPS1	C1IN0-	SRI	_	_	RX ⁽¹⁾ DT ⁽¹⁾	SCL SCK	IOC	MDMIN	Y	ICSPCLK	—
R/	A2	11	AN2	—	CPS2	C1OUT	SRQ	T0CKI	CCP1 ⁽¹⁾ P1A ⁽¹⁾ FLT0	_	SDA SDI	INT IOC	MDCIN1	Y	—	—
R/	A3	4		_	_	—		T1G ⁽¹⁾	_	_	<u>SS</u> (1)	IOC	—	Y	MCLR VPP	—
R,	A4	3	AN3	—	CPS3	C1IN1-	—	T1G ⁽¹⁾ T1OSO	P1B ⁽¹⁾	TX ⁽¹⁾ CK ⁽¹⁾	SDO ⁽¹⁾	IOC	MDCIN2	Y	OSC2 CLKOUT	—
R/	A5	2	_	_	_	_	SRNQ ⁽¹⁾	T1CKI T1OSI	CCP1 ⁽¹⁾ P1A ⁽¹⁾	RX ⁽¹⁾ DT ⁽¹⁾	—	IOC	—	Y	OSC1 CLKIN	_
	DD	1		—		_	—	_	—	_	—		_		Vdd	—
	SS	14		_	_	—	—		—		—		—	-	Vss	—
	RL	6		—		—	—		—		—		—	—	—	CTRL
	OUT	7		—	_	—	—	_	—	—	—	_	—			RFout
	ATA	9	_	—	—	—	—	—	—	—	—	_	—	—	—	DATA
	AL	10	_	_	_		—	_	—	_	—			—	_	XTAL
	DRF	5		—	—				—	_				—		Vdd
Vs	SRF	8	_	—	—	—	—			—	—	—	—	—	—	Vss

Note 1: Pin function is selectable via the APFCON register.

DS41636A-page 6

PIC12LF1840T39A

Table of Contents

1.0	Device Overview	Q
2.0	Enhanced Mid-Range CPU	
3.0	Memory Organization	
4.0	Device Configuration	
5.0	Oscillator Module (With Fail-Safe Clock Monitor)	
6.0	Reference Clock Module	
7.0	Resets	
8.0	Interrupts	
9.0	Power-Down Mode (Sleep)	
10.0	Watchdog Timer (WDT)	
11.0	Data EEPROM and Flash Program Memory Control	
12.0	I/O Ports	
13.0	Interrupt-on-Change	
14.0	Fixed Voltage Reference (FVR)	
15.0	Temperature Indicator Module	
	Analog-to-Digital Converter (ADC) Module	
17.0	Digital-to-Analog Converter (DAC) Module	
18.0	SR Latch	
19.0	Comparator Module	
	Timer0 Module	
21.0	Timer1 Module	161
22.0	Timer2 Module	173
23.0	Data Signal Modulator (DSM)	177
24.0	Capture/Compare/PWM Modules	187
25.0	Master Synchronous Serial Port (MSSP) Module	
26.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
27.0	Capacitive Sensing (CPS) Module	
28.0	RF Transmitter	
29.0	In-Circuit Serial Programming™ (ICSP™)	
30.0	Instruction Set Summary	
31.0	Electrical Specifications	
32.0	DC and AC Characteristics Graphs and Tables	
	Development Support	
	Packaging Information	
	ndix A: Revision History	
	ndix B: Device Differences	
	(
	Vicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	ler Response	
Prod	uct Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.


1.0 DEVICE OVERVIEW


The PIC12LF1840T39A device is described within this data sheet. It is available in 14-pin packages. Figure 1-1 shows a block diagram of the PIC12LF1840T39A device. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral		PIC12LF1840T39A
ADC		•
Capacitive Sensing (CPS) Mod	ule	•
Data EEPROM		•
Digital-to-Analog Converter (DA	•	
Digital Signal Modulator (DSM)	•	
EUSART	•	
Fixed Voltage Reference (FVR)	•	
SR Latch		•
Capture/Compare/PWM Module	es	
	ECCP1	•
Comparators		
	C1	•
Master Synchronous Serial Por	rts	
	•	
Timers		
	Timer0	•
	Timer1	•
	Timer2	•





Name	Function	Input Type	Output Type	Description
RA0/AN0/CPS0/C1IN+/	RA0	TTL	CMOS	General purpose I/O.
	AN0	AN	—	A/D Channel 0 input.
SS ⁽¹⁾ /P1B ⁽¹⁾ /MDOUT/ICSPDAT/	CPS0	AN	—	Capacitive sensing input 0.
	C1IN+	AN	—	Comparator C1 positive input.
	DACOUT		AN	Digital-to-Analog Converter output.
	ТΧ	_	CMOS	USART asynchronous transmit.
	СК	ST	CMOS	USART synchronous clock.
	SDO		CMOS	SPI data output.
	SS	ST	_	Slave Select input.
	P1B	_	CMOS	PWM output.
	MDOUT	_	CMOS	Modulator output.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RA1/AN1/CPS1/VREF/C1IN0-/	RA1	TTL	CMOS	General purpose I/O.
SRI/RX ⁽¹⁾ /DT ⁽¹⁾ /SCL/SCK/	AN1	AN	—	A/D Channel 1 input.
MDMIN/ICSPCLK	CPS1	AN		Capacitive sensing input 1.
	VREF	AN		A/D and DAC Positive Voltage Reference input.
	C1IN0-	AN	—	Comparator C1 negative input.
	SRI	ST	—	SR latch input.
	RX	ST	_	USART asynchronous input.
	DT	DT ST CMOS USART synchronous data.		USART synchronous data.
	SCL	I ² C™	OD	l ² C™ clock.
	SCK	ST	CMOS	SPI clock.
	MDMIN	ST	—	Modulator source input.
	ICSPCLK	ST	—	Serial Programming Clock.
RA2/AN2/CPS2/C1OUT/SRQ/	RA2	ST	CMOS	General purpose I/O.
T0CKI/CCP1 ⁽¹⁾ /P1A ⁽¹⁾ /FLT0/	AN2	AN	—	A/D Channel 2 input.
SDA/SDI/INT/MDCIN1	CPS2	AN		Capacitive sensing input 2.
	C10UT		CMOS	Comparator C1 output.
	SRQ		CMOS	SR latch non-inverting output.
	TOCKI	ST	—	Timer0 clock input.
	CCP1	ST	CMOS	Capture/Compare/PWM 1.
	P1A		CMOS	PWM output.
	FLT0	ST	_	ECCP Auto-Shutdown Fault input.
	SDA	I ² C™	OD	l ² C™ data input/output.
	SDI	CMOS	_	SPI data input.
	INT	ST	—	External interrupt.
	MDCIN1	ST	—	Modulator Carrier Input 1.
RA3/SS ⁽¹⁾ /T1G ⁽¹⁾ /VPP/MCLR	RA3	TTL	—	General purpose input.
	SS	ST	—	Slave Select input.
	T1G	ST	—	Timer1 Gate input.
	VPP	HV	_	Programming voltage.
	MCLR	ST	_	Master Clear with internal pull-up.
Legend: AN = Analog input or c		S= CMO	S compatil	· · ·

TABLE 1-2: PIC12LF1840T39A PINOUT DESCRIPTION

Legend:AN= Analog input or outputCMOS = CMOS compatible input or outputOD= Open DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levels l^2C^{TM} = Schmitt Trigger input with l^2C HV= High VoltageXTAL= Crystallevels

Note 1: Pin functions can be assigned to one of two pin locations via software. See the APFCON register (Register 12-1).

TABLE 1-2: PIC12LF1840T39A PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RA4/AN3/CPS3/OSC2/	RA4	TTL	CMOS	General purpose I/O.
CLKOUT/T1OSO/C1IN1-/CLKR/ SDO ⁽¹⁾ /CK ⁽¹⁾ /TX ⁽¹⁾ /P1B ⁽¹⁾ /	AN3	AN		A/D Channel 3 input.
T1G ⁽¹⁾ /MDCIN2	CPS3	AN		Capacitive sensing input 3.
	OSC2	_	XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKOUT	_	CMOS	Fosc/4 output.
	T10S0	XTAL	XTAL	Timer1 oscillator connection.
	C1IN1-	AN	_	Comparator C1 negative input.
	CLKR	_	CMOS	Clock Reference output.
	SDO	_	CMOS	SPI data output.
	СК	ST	CMOS	USART synchronous clock.
	TX	_	CMOS	USART asynchronous transmit.
	P1B	_	CMOS	PWM output.
	T1G	ST	—	Timer1 Gate input.
	MDCIN2	ST	—	Modulator Carrier Input 2.
RA5/CLKIN/OSC1/T1OSI/	RA5	TTL	CMOS	General purpose I/O.
T1CKI/SRNQ/P1A ⁽¹⁾ /CCP1 ⁽¹⁾ / DT ⁽¹⁾ /RX ⁽¹⁾	CLKIN	CMOS	_	External Clock Input (EC mode).
DIVI/RXV	OSC1	XTAL — Crystal/Resonator (LP, XT, HS modes).		Crystal/Resonator (LP, XT, HS modes).
	T10SI	XTAL	XTAL	Timer1 oscillator connection.
	T1CKI	ST		Timer1 clock input.
	SRNQ	_	CMOS	SR latch inverting output.
	P1A	_	CMOS	PWM output.
	CCP1	ST	CMOS	Capture/Compare/PWM 1.
	DT	ST	CMOS	USART synchronous data.
	RX	ST	—	USART asynchronous input.
VDD	Vdd	Power	—	Positive supply.
Vss	Vss	Power	_	Ground reference.
VDDRF	VDDRF	Power	—	Positive supply.
VSSRF	VSSRF	Power	—	Ground reference.
CTRL	CTRL	CMOS	_	Configuration Selection and Configuration Clock
RFout	RFOUT — RF Transmitter RF output		Transmitter RF output	
DATA	DATA	CMOS	CMOS	Configuration Data and Transmit Data
XTAL	XTAL	XTAL	_	Crystal Oscillator

Legend:AN= Analog input or output
TTL = TTL compatible inputCMOS = CMOS compatible input or output
STOD= Open DrainTTL = TTL compatible input
HV = High VoltageST= Schmitt Trigger input with CMOS levels l^2C^{TM} = Schmitt Trigger input with l^2C
levels

Note 1: Pin functions can be assigned to one of two pin locations via software. See the APFCON register (Register 12-1).

2.0 ENHANCED MID-RANGE CPU

This device contains an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative Addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- Automatic Interrupt Context Saving
- 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set

2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 8.5 "Automatic Context Saving"**, for more information.

2.2 16-Level Stack with Overflow and Underflow

This device has an external stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register and, if enabled, will cause a software Reset. See **Section 3.4 "Stack**" for more details.


2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.5 "Indirect Addressing**" for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 30.0 "Instruction Set Summary**" for more details.

FIGURE 2-1: CORE BLOCK DIAGRAM



3.0 MEMORY ORGANIZATION

There are three types of memory in the PIC12LF1840T39A device: Data Memory, Program Memory and Data EEPROM Memory⁽¹⁾.

- Program Memory
- Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM
 - Device Memory Maps
 - Special Function Registers Summary
- Data EEPROM memory⁽¹⁾

Note 1: The Data EEPROM Memory and the method to access Flash memory through the EECON registers is described in Section 11.0 "Data EEPROM and Flash Program Memory Control".

TABLE 3-1: DEVICE SIZE AND ADDRESS

DeviceProgram Memory Space (Words)Last Program Memory AddressPIC12LF1840T39A4,0960FFFh

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing

3.1 **Program Memory Organization**

The enhanced mid-range core has a 15-bit program counter capable of addressing a 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented for the PIC12LF1840T39A device. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 3-1).

FIGURE 3-1: PROGRAM MEMORY MAP AND STACK FOR PIC12LF1840T39A

	PC<14:0>]		
	L, CALLW 15			
	t, RETFIE			
	Stack Level 0]		
	Stack Level 1	-		
	•			
	Stack Level 15			
	Reset Vector	0000h		
	•			
	Interrupt Vector	0004h		
	5	0005h		
On-chip	Page 0	07FFh		
Program < Memory		0800h		
momory	Page 1			
l		0FFFh 1000h		
	Rollover to Page 0			
	•			
	•			
	Rollover to Page 1	7FFFh		
		1,		
L				

3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

constants									
	;Add Index in W to								
BRW									
	;program counter to								
	;select data								
RETLW DATA0	;Index0 data								
RETLW DATA1	;Index1 data								
RETLW DATA2									
RETLW DATA3									
my_function									
; LOTS OF CODE									
MOVLW DATA_IN	DEX								
call constants	call constants								
; THE CONSTANT IS	IN W								

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower 8 bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The high directive will set bit<7> if a label points to a location in program memory.

EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants			
RETLW	DATA0	;Index0	data
RETLW	DATA1	;Index1	data
RETLW	DATA2		
RETLW	DATA3		
my_functi	on		
; LOI	IS OF CODE		
MOVLW	LOW constan	ts	
MOVWF	FSR1L		
MOVLW	HIGH consta	nts	
MOVWF	FSR1H		
MOVIW	0[FSR1]		
; THE PROG	RAM MEMORY IS	IN W	

3.2 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-2):

- 12 core registers
- 20 Special Function Registers (SFR)
- · Up to 80 bytes of General Purpose RAM (GPR)
- · 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See Section 3.5 "Indirect Addressing" for more information.

3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation of the PIC12LF1840T39A. These registers are listed below:

- INDF0
- INDF1
- PCL
- STATUS
- FSR0 Low
- FSR0 High
- FSR1 Low
- FSR1 High
- BSR
- WREG
- PCLATH
- INTCON

Note: The core registers are the first 12 addresses of every data memory bank.

3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- · the arithmetic status of the ALU
- · the Reset status

Г

11.0

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

REGISTER 3-1: STATUS: STATUS REGISTER

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 30.0 "Instruction Set Summary").

Note 1:	The C and DC bits operate as Borrow
	and Digit Borrow out bits, respectively, in
	subtraction.

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u	
_	_	_	TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable I	oit	W = Writable I	bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR				at POR and BOI	R/Value at all c	ther Resets		
'1' = Bit is set	= Bit is set '0' = Bit is cleared q = Value depends on condition							

bit 7-5	Unimplemented: Read as '0'
bit 4	TO: Time-Out bit
	1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred
bit 3	PD: Power-Down bit
	 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 2	Z: Zero bit
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero
bit 1	DC: Digit Carry/Digit Borrow bit ⁽¹⁾
	 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result
bit 0	C: Carry/Borrow bit ⁽¹⁾
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand.

3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank.


3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.5.2** "Linear Data Memory" for more information.

3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-2: BANKED MEMORY PARTITIONING



3.2.5 DEVICE MEMORY MAPS

The memory maps for this device are as shown in Table 3-2.

TABLE 3-2: MEMORY MAP TABLES

Device	Banks	Table No.
PIC12LF1840T39A	0-7	Table 3-3
	8-23	Table 3-4
	24-31	Table 3-5
	31	Table 3-6

PIC12LF1840T39A MEMORY MAP, BANKS 0-7 BANK 1 BANK 2 BAN TABLE 3-3: BANK 0 BANK 3

IADL			.1 1040133A												
_	BANK 0		BANK 1	_	BANK 2	_	BANK 3		BANK 4	_	BANK 5		BANK 6		BANK 7
000h	INDF0	080h	INDF0	100h	INDF0	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
001h	INDF1	081h	INDF1	101h	INDF1	181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	PCL	102h	PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	STATUS	103h	STATUS	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSR0L	084h	FSR0L	104h	FSR0L	184h	FSR0L	204h	FSR0L	284h	FSR0L	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h	FSR0H	105h	FSR0H	185h	FSR0H	205h	FSR0H	285h	FSR0H	305h	FSR0H	385h	FSR0H
006h	FSR1L	086h	FSR1L	106h	FSR1L	186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
007h	FSR1H	087h	FSR1H	107h	FSR1H	187h	FSR1H	207h	FSR1H	287h	FSR1H	307h	FSR1H	387h	FSR1H
008h	BSR	088h	BSR	108h	BSR	188h	BSR	208h	BSR	288h	BSR	308h	BSR	388h	BSR
009h	WREG	089h	WREG	109h	WREG	189h	WREG	209h	WREG	289h	WREG	309h	WREG	389h	WREG
00Ah	PCLATH	08Ah	PCLATH	10Ah	PCLATH	18Ah	PCLATH	20Ah	PCLATH	28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00Bh	INTCON	08Bh	INTCON	10Bh	INTCON	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	—	30Ch	—	38Ch	—
00Dh	_	08Dh	_	10Dh	_	18Dh	—	20Dh	—	28Dh		30Dh	-	38Dh	_
00Eh		08Eh		10Eh	—	18Eh	—	20Eh	—	28Eh		30Eh	—	38Eh	
00Fh		08Fh		10Fh	—	18Fh	—	20Fh	—	28Fh		30Fh	—	38Fh	_
010h	_	090h	_	110h	_	190h	_	210h	_	290h		310h	_	390h	_
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	EEADRL	211h	SSPBUF	291h	CCPR1L	311h	_	391h	IOCAP
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	EEADRH	212h	SSPADD	292h	CCPR1H	312h	_	392h	IOCAN
013h	_	093h	_	113h	_	193h	EEDATL	213h	SSPMASK	293h	CCP1CON	313h	_	393h	IOCAF
014h		094h	_	114h	_	194h	EEDATH	214h	SSPSTAT	294h	PWM1CON	314h	_	394h	
015h	TMR0	095h	OPTION	115h	CMOUT	195h	EECON1	215h	SSPCON	295h	CCP1AS	315h	_	395h	
016h	TMR1L	096h	PCON	116h	BORCON	196h	EECON2	216h	SSPCON2	296h	PSTR1CON	316h	—	396h	
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	_	217h	SSPCON3	297h		317h	—	397h	
018h	T1CON	098h	OSCTUNE	118h	DACCON0	198h	_	218h	_	298h	_	318h	_	398h	—
019h	T1GCON	099h	OSCCON	119h	DACCON1	199h	RCREG	219h	_	299h		319h	_	399h	_
01Ah	TMR2	09Ah	OSCSTAT	11Ah	SRCON0	19Ah	TXREG	21Ah	_	29Ah		31Ah	_	39Ah	CLKRCON
01Bh	PR2	09Bh	ADRESL	11Bh	SRCON1	19Bh	SPBRGL	21Bh	_	29Bh		31Bh	_	39Bh	_
01Ch	T2CON	09Ch	ADRESH	11Ch	_	19Ch	SPBRGH	21Ch	_	29Ch		31Ch	_	39Ch	MDCON
01Dh	_	09Dh	ADCON0	11Dh	APFCON	19Dh	RCSTA	21Dh		29Dh		31Dh	_	39Dh	MDSRC
01Eh	CPSCON0	09Eh	ADCON1	11Eh	_	19Eh	TXSTA	21Eh		29Eh		31Eh	_	39Eh	MDCARL
01Fh	CPSCON1	09Fh	_	11Fh	_	19Fh	BAUDCON	21Fh		29Fh		31Fh	_	39Fh	MDCARH
020h		0A0h		120h		1A0h		220h		2A0h		320h		3A0h	
			General		General										
		0BFh	Purpose		Purpose		Unimplemented								
	General		Register		Register		Read as '0'								
	Purpose		80 Bytes		80 Bytes										
06Fh	Register	0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h	96 Bytes	0F0h		170h		1F0h		270h		2F0h		370h		3F0h	
	-		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses
			70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh
07Fh		0FFh		17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	
÷		J		_ ··· //								2		2	

Legend: = Unimplemented data memory locations, read as '0'.

TABLE 3-4: PIC12LF1840T39A MEMORY MAP, BANKS 8-23

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
x00h	INDF0	x80h	INDF0												
x01h	INDF1	x81h	INDF1												
x02h	PCL	x82h	PCL												
x03h	STATUS	x83h	STATUS												
x04h	FSR0L	x84h	FSR0L												
x05h	FSR0H	x85h	FSR0H												
x06h	FSR1L	x86h	FSR1L												
x07h	FSR1H	x87h	FSR1H												
x08h	BSR	x88h	BSR												
x09h	WREG	x89h	WREG												
x0Ah	PCLATH	x8Ah	PCLATH												
x0Bh	INTCON	x8Bh	INTCON												
x0Ch	—	x8Ch	—	x0Ch	_	x8Ch	—	x0Ch	—	x8Ch	—	x0Ch	—	x8Ch	—
x0Dh	—	x8Dh	—												
x0Eh	—	x8Eh	_	x0Eh	_	x8Eh	—	x0Eh	—	x8Eh	—	x0Eh	—	x8Eh	—
x0Fh	—	x8Fh	_	x0Fh	_	x8Fh		x0Fh		x8Fh	—	x0Fh	—	x8Fh	—
x10h	—	x90h	—	x10h	_	x90h	—	x10h	—	x90h	—	x10h	—	x90h	—
x11h	—	x91h	_	x11h	_	x91h		x11h		x91h	—	x11h	—	x91h	—
x12h	_	x92h	_	x12h	_	x92h		x12h		x92h	_	x12h	_	x92h	—
x13h	_	x93h	_	x13h	_	x93h	_	x13h	_	x93h	_	x13h	—	x93h	_
x14h	—	x94h	_	x14h	_	x94h	_	x14h	_	x94h		x14h	—	x94h	—
x15h	—	x95h	_	x15h	—	x95h		x15h	—	x95h	_	x15h	—	x95h	_
x16h	—	x96h		x16h	_	x96h		x16h	—	x96h		x16h	—	x96h	—
x17h	_	x97h	_	x17h	_	x97h	_	x17h	_	x97h	_	x17h	—	x97h	_
x18h		x98h		x18h	_	x98h		x18h		x98h	_	x18h	—	x98h	—
x19h		x99h	_	x19h	_	x99h		x19h		x99h		x19h		x99h	_
x1Ah	_	x9Ah	_	x1Ah	—	x9Ah		x1Ah		x9Ah		x1Ah		x9Ah	_
x1Bh	_	x9Bh	—	x1Bh	_	x9Bh		x1Bh	_	x9Bh		x1Bh	_	x9Bh	—
x1Ch	_	x9Ch	_	x1Ch	_	x9Ch		x1Ch		x9Ch		x1Ch	_	x9Ch	
x1Dh	—	x9Dh	_	x1Dh	_	x9Dh		x1Dh	_	x9Dh		x1Dh		x9Dh	_
x1Eh		x9Eh	—	x1Eh	—	x9Eh	—	x1Eh		x9Eh		x1Eh	—	x9Eh	—
x1Fh	—	x9Fh	_	x1Fh	_	x9Fh		x1Fh	_	x9Fh	_	x1Fh		x9Fh	_
x20h		xA0h		x20h		xA0h		x20h		xA0h		x20h		xA0h	
	Unimplemented Read as '0'														
x6Fh		xEFh		x6Fh		xEFh		x6Fh		xEFh		x6Fh		xEFh	
x70h		xF0h		x70h		xF0h		x70h		xF0h		x70h		xF0h	
	Accesses 70h – 7Fh														
x7Fh		xFFh		x7Fh		xFFh		x7Fh		xFFh		x7Fh		xFFh	

Legend: = Unimplemented data memory locations, read as '0'.

TABLE 3-5: PIC12LF1840T39A MEMORY MAP, BANKS 24-31

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	INDF0	C80h	INDF0	D00h	INDF0	D80h	INDF0	E00h	INDF0	E80h	INDF0	F00h	INDF0	F80h	INDF0
C01h	INDF1	C81h	INDF1	D01h	INDF1	D81h	INDF1	E01h	INDF1	E81h	INDF1	F01h	INDF1	F81h	INDF1
C02h	PCL	C82h	PCL	D02h	PCL	D82h	PCL	E02h	PCL	E82h	PCL	F02h	PCL	F82h	PCL
C03h	STATUS	C83h	STATUS	D03h	STATUS	D83h	STATUS	E03h	STATUS	E83h	STATUS	F03h	STATUS	F83h	STATUS
C04h	FSR0L	C84h	FSR0L	D04h	FSR0L	D84h	FSR0L	E04h	FSR0L	E84h	FSR0L	F04h	FSR0L	F84h	FSR0L
C05h	FSR0H	C85h	FSR0H	D05h	FSR0H	D85h	FSR0H	E05h	FSR0H	E85h	FSR0H	F05h	FSR0H	F85h	FSR0H
C06h	FSR1L	C86h	FSR1L	D06h	FSR1L	D86h	FSR1L	E06h	FSR1L	E86h	FSR1L	F06h	FSR1L	F86h	FSR1L
C07h	FSR1H	C87h	FSR1H	D07h	FSR1H	D87h	FSR1H	E07h	FSR1H	E87h	FSR1H	F07h	FSR1H	F87h	FSR1H
C08h	BSR	C88h	BSR	D08h	BSR	D88h	BSR	E08h	BSR	E88h	BSR	F08h	BSR	F88h	BSR
C09h	WREG	C89h	WREG	D09h	WREG	D89h	WREG	E09h	WREG	E89h	WREG	F09h	WREG	F89h	WREG
C0Ah	PCLATH	C8Ah	PCLATH	D0Ah	PCLATH	D8Ah	PCLATH	E0Ah	PCLATH	E8Ah	PCLATH	F0Ah	PCLATH	F8Ah	PCLATH
C0Bh	INTCON	C8Bh	INTCON	D0Bh	INTCON	D8Bh	INTCON	E0Bh	INTCON	E8Bh	INTCON	F0Bh	INTCON	F8Bh	INTCON
C0Ch	—	C8Ch	—	D0Ch	_	D8Ch		E0Ch	_	E8Ch	—	F0Ch	—	F8Ch	
C0Dh	—	C8Dh	—	D0Dh	—	D8Dh	—	E0Dh	—	E8Dh	—	F0Dh	—	F8Dh	
C0Eh	_	C8Eh	—	D0Eh	—	D8Eh	_	E0Eh	—	E8Eh	_	F0Eh	—	F8Eh	
C0Fh	_	C8Fh	_	D0Fh	_	D8Fh	_	E0Fh	_	E8Fh	_	F0Fh	_	F8Fh	
C10h	_	C90h	—	D10h	_	D90h	_	E10h	_	E90h	_	F10h	_	F90h	
C11h	_	C91h	_	D11h	_	D91h	_	E11h	_	E91h	_	F11h	_	F91h	
C12h	—	C92h	—	D12h	—	D92h	—	E12h	—	E92h	—	F12h	—	F92h	
C13h	—	C93h	—	D13h	—	D93h	—	E13h	—	E93h	—	F13h	—	F93h	
C14h	_	C94h	—	D14h	—	D94h	_	E14h	—	E94h	_	F14h	_	F94h	
C15h	_	C95h	_	D15h	_	D95h	_	E15h	_	E95h	_	F15h	_	F95h	
C16h	_	C96h	—	D16h	—	D96h	_	E16h	—	E96h	_	F16h	_	F96h	
C17h	_	C97h	—	D17h	—	D97h	_	E17h	—	E97h	_	F17h	_	F97h	See Table 3-6 for
C18h	_	C98h	—	D18h	—	D98h	_	E18h	—	E98h	_	F18h	—	F98h	register mapping
C19h	_	C99h	_	D19h	—	D99h	_	E19h	—	E99h	_	F19h	_	F99h	details
C1Ah		C9Ah	—	D1Ah		D9Ah		E1Ah		E9Ah		F1Ah		F9Ah	
C1Bh		C9Bh	—	D1Bh		D9Bh		E1Bh		E9Bh		F1Bh		F9Bh	
C1Ch	_	C9Ch	—	D1Ch	—	D9Ch	_	E1Ch	—	E9Ch	_	F1Ch	—	F9Ch	
C1Dh	_	C9Dh	—	D1Dh	—	D9Dh	_	E1Dh	—	E9Dh	_	F1Dh	—	F9Dh	
C1Eh		C9Eh	—	D1Eh		D9Eh	—	E1Eh		E9Eh		F1Eh	_	F9Eh	
C1Fh	—	C9Fh	—	D1Fh	—	D9Fh	_	E1Fh	—	E9Fh	—	F1Fh	—	F9Fh	
C20h		CA0h		D20h		DA0h		E20h		EA0h		F20h		FA0h	
	Unimplemented Read as '0'														
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
C70h		CF0h		D70h		DF0h		E70h		EF0h		F70h		FF0h	
	Accesses 70h – 7Fh		Accesses 70h – 7Fh												
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

Legend: = Unimplemented data memory locations, read as '0'.

TABLE 3-6:PIC12LF1840T39A MEMORY
MAP, BANK 31

		Bank 31	
	FA0h		
		Unimplemented Read as '0'	
	FE3h		
	FE4h	STATUS_SHAD	
	FE5h	WREG_SHAD	
	FE6h	BSR_SHAD	
	FE7h	PCLATH_SHAD	
	FE8h	FSR0L_SHAD	
	FE9h	FSR0H_SHAD	
	FEAh	FSR1L_SHAD	
	FEBh	FSR1H_SHAD	
	FECh	—	
	FEDh	STKPTR	
	FEEh	TOSL	
	FEFh	TOSH	
Lege		= Unimplemented da read as '0'.	ta memory locations,

3.2.6 SPECIAL FUNCTION REGISTERS SUMMARY

The Special Function Register Summary for this device are as follows:

Device	Bank(s)	Page No.
	0	24
	1	25
	2	26
	3	27
PIC12LF1840T39A	4	28
PIC 12LF 10401 39A	5	29
	6	30
	7	31
	8-30	32
	31	33

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 0											
000h ⁽¹⁾	INDF0	Addressing th (not a physical		es contents of	FSR0H/FSR0)L to address	data memory	/		XXXX XXXX	XXXX XXXX
001h ⁽¹⁾	INDF1	Addressing th (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
002h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	lyte					0000 0000	0000 0000
003h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
004h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•	•			0000 0000	uuuu uuuu
005h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
006h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
007h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
008h ⁽¹⁾	BSR	_	—	—			BSR<4:0>			0 0000	0 0000
009h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
00Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
00Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
00Ch	PORTA	_	—	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	xx xxxx
00Dh	—	Unimplement	ed							_	_
00Eh	—	Unimplement	ed							_	_
00Fh	—	Unimplement	ed							_	_
010h	—	Unimplement	ed							_	_
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
012h	PIR2	OSFIF	_	C1IF	EEIF	BCL1IF	—	_		0-00 0	0-00 0
013h	—	Unimplement	ed		•	•				_	_
014h	—	Unimplement	ed							_	_
015h	TMR0	Timer0 Modu	le Register							xxxx xxxx	uuuu uuuu
016h	TMR1L	Holding Regi	ster for the Lea	ast Significant	Byte of the 16	6-bit TMR1 Re	egister			xxxx xxxx	uuuu uuuu
017h	TMR1H	Holding Regi	ster for the Mo	st Significant E	Byte of the 16	-bit TMR1 Re	gister			xxxx xxxx	uuuu uuuu
018h	T1CON	TMR1CS1	TMR1CS0	T1CKP	S<1:0>	T10SCEN	T1SYNC	_	TMR10N	0000 00-0	uuuu uu-u
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GS	S<1:0>	0000 0x00	uuuu uxuu
01Ah	TMR2	Timer2 Modu	le Register							0000 0000	0000 0000
01Bh	PR2	Timer2 Perio	d Register							1111 1111	1111 1111
01Ch	T2CON	_		T2OUTP	S<3:0>		TMR2ON	T2CKP	'S<1:0>	-000 0000	-000 0000
01Dh	—	Unimplement	ed							-	_
01Eh	CPSCON0	CPSON	CPSRM	_	_	CPSRN	IG<1:0>	CPSOUT	T0XCS	00 0000	00 0000
01Fh	CPSCON1	_	_	_	_	_	_	CPSC	H<1:0>	00	00

TABLE 3-7: SPECIAL FUNCTION REGISTER SUMMARY

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.
 Note 1: These registers can be addressed from any bank.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 1											
080h ⁽¹⁾	INDF0	Addressing th (not a physica		es contents of	FSR0H/FSR0	L to address	data memory	/		XXXX XXXX	XXXX XXXX
081h ⁽¹⁾	INDF1	Addressing th (not a physica		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	xxxx xxxx
082h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	3yte					0000 0000	0000 0000
083h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
084h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•	•		•	0000 0000	uuuu uuuu
085h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
086h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
087h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
088h ⁽¹⁾	BSR	_	_	—			BSR<4:0>			0 0000	0 0000
089h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
08Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
08Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
08Ch	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
08Dh	_	Unimplement	ed							_	_
08Eh	_	Unimplement	ed							_	_
08Fh	_	Unimplement	ed							_	_
090h	_	Unimplement	ed							_	_
091h	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
092h	PIE2	OSFIE	_	C1IE	EEIE	BCL1IE	—	_	_	0-00 0	0-00 0
093h	_	Unimplement	ed							_	_
094h	_	Unimplement	ed							_	_
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	00 11qq	qq qquu
097h	WDTCON	_	_		V	/DTPS<4:0>			SWDTEN	01 0110	01 0110
098h	OSCTUNE	_	_			TUN<5	5:0>			00 0000	00 0000
099h	OSCCON	SPLLEN		IRCF<	<3:0>		_	SCS	<1:0>	0011 1-00	0011 1-00
09Ah	OSCSTAT	T1OSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	10q0 0q00	dddd ddod
09Bh	ADRESL	A/D Result R	egister Low							xxxx xxxx	uuuu uuuu
09Ch	ADRESH	A/D Result R	egister High							xxxx xxxx	uuuu uuuu
09Dh	ADCON0	_			CHS<4:0>			GO/DONE	ADON	-000 0000	-000 0000
09Eh	ADCON1	ADFM		ADCS<2:0>		—	—	ADPRE	=F<1:0>	000000	000000
		Unimplement									

TABLE 3-7 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 2											
100h ⁽¹⁾	INDF0	Addressing th (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	1		XXXX XXXX	XXXX XXXX
101h ⁽¹⁾	INDF1	Addressing th (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
102h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	3yte					0000 0000	0000 0000
103h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
104h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
105h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
106h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
107h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
108h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
109h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
10Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
10Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
10Ch	LATA	_	—	LATA5	LATA4	_	LATA2	LATA1	LATA0	xx -xxx	uu -uuu
10Dh	_	Unimplement	ed							_	_
10Eh	_	Unimplement	ed							_	_
10Fh	_	Unimplement	ed							_	_
110h	_	Unimplement	ed							_	_
111h	CM1CON0	C10N	C10UT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
112h	CM1CON1	C1INTP	C1INTN	C1PCH		_	_	_	C1NCH	00000	00000
113h	_	Unimplement	ed	•			•	•	•	_	_
114h	_	Unimplement	ed							_	_
115h	CMOUT	_	_	_	_	_	_	_	MC10UT	0	0
116h	BORCON	SBOREN	_	_	_	_	_	_	BORRDY	1 q	uu
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	R<1:0>	ADFV	R<1:0>	0q00 0000	0q00 0000
118h	DACCON0	DACEN	DACLPS	DACOE	_	DACPS	S<1:0>	_	DACNSS	000- 00	000- 00
119h	DACCON1	_	_	_			DACR<4:0>	•		0 0000	0 0000
11Ah	SRCON0	SRLEN		SRCLK<2:0>		SRQEN	SRNQEN	SRPS	SRPR	0000 0000	0000 0000
11Bh	SRCON1	SRSPE	SRSCKE	Reserved	SRSC1E	SRRPE	SRRCKE	Reserved	SRRC1E	0000 0000	0000 0000
11Ch	_	Unimplement	ed							—	—
11Dh	APFCON	RXDTSEL	SDOSEL	SSSEL		T1GSEL	TXCKSEL	P1BSEL	CCP1SEL	000- 0000	000- 0000
11Eh	—	Unimplement	ed							_	—
11Fh	_	Unimplement	ed							_	_

TABLE 3-7: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3											
180h ⁽¹⁾	INDF0	Addressing th (not a physic		es contents of	FSR0H/FSR0	L to address	data memory	/		XXXX XXXX	xxxx xxxx
181h ⁽¹⁾	INDF1	Addressing the (not a physic)		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
182h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	lyte					0000 0000	0000 0000
183h ⁽¹⁾	STATUS	_	—	—	TO	PD	Z	DC	С	1 1000	q quuu
184h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•			•	0000 0000	uuuu uuuu
185h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
186h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
187h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
188h ⁽¹⁾	BSR	_	—	—			BSR<4:0>			0 0000	0 0000
189h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
18Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
18Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
18Ch	ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	1 -111	1 -111
18Dh	—	Unimplement	ed							_	—
18Eh	_	Unimplement	ed							_	—
18Fh	—	Unimplement	ed							_	—
190h	—	Unimplement	ed							_	—
191h	EEADRL	EEPROM/Pro	ogram Memor	y Address Reg	ister Low Byte	9				0000 0000	0000 0000
192h	EEADRH	_	EEPROM / P	rogram Memo	ry Address Re	gister High B	yte			1000 0000	1000 0000
193h	EEDATL	EEPROM/Pro	ogram Memor	y Read Data R	egister Low B	yte				xxxx xxxx	uuuu uuuu
194h	EEDATH	_	—	EEPROM / Pr	ogram Memo	ry Read Data	Register Hig	ih Byte		xx xxxx	uu uuuu
195h	EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	0000 x000	0000 q000
196h	EECON2	EEPROM co	ntrol register 2		•	•			•	0000 0000	0000 0000
197h	—	Unimplement	ed							_	—
198h	—	Unimplement	ed							-	_
199h	RCREG	USART Rece	eive Data Regi	ster						0000 0000	0000 0000
19Ah	TXREG	USART Trans	smit Data Reg	ister						0000 0000	0000 0000
19Bh	SPBRGL	Baud Rate G	enerator Data	Register Low						0000 0000	0000 0000
19Ch	SPBRGH	Baud Rate G	enerator Data	Register High						0000 0000	0000 0000
19Dh	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19Eh	TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
19Fh	BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-00

TABLE 3-7 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 4											
200h ⁽¹⁾	INDF0	Addressing th (not a physic		es contents of	FSR0H/FSR0	L to address	data memory	1		XXXX XXXX	xxxx xxxx
201h ⁽¹⁾	INDF1	Addressing th (not a physic		es contents of	FSR1H/FSR1	L to address	data memory	1		XXXX XXXX	xxxx xxxx
202h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
203h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
204h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•		•	•	0000 0000	uuuu uuuu
205h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
206h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
207h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
208h ⁽¹⁾	BSR	_	—	—			BSR<4:0>			0 0000	0 0000
209h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
20Ah ⁽¹⁾	PCLATH	—	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
20Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
20Ch	WPUA	—	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	11 1111	11 1111
20Dh	_	Unimplement	ted							_	_
20Eh	_	Unimplement	ted							_	_
20Fh	_	Unimplement	ted							_	_
210h	_	Unimplement	ted							_	_
211h	SSP1BUF	Synchronous	Serial Port Re	eceive Buffer/T	ransmit Regis	ster				xxxx xxxx	uuuu uuuu
212h	SSP1ADD				ADD<7	:0>				0000 0000	0000 0000
213h	SSP1MSK				MSK<7	:0>				1111 1111	1111 1111
214h	SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
215h	SSP1CON1	WCOL	SSP10V	SSP1EN	CKP		SSP1N	/<3:0>		0000 0000	0000 0000
216h	SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
217h	SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
218h	—	Unimplement	ted							_	—
219h	—	Unimplement	ted							_	—
21Ah	_	Unimplement	ted							_	_
21Bh	_	Unimplement	ted							_	_
21Ch	_	Unimplement	implemented								_
21Dh	_	Unimplement	Inimplemented								—
21Eh	_	Unimplement	ted							_	—

TABLE 3-7: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 5	к5										
280h ⁽¹⁾	INDF0	Addressing th (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	,		XXXX XXXX	XXXX XXXX
281h ⁽¹⁾	INDF1	Addressing th (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	1		XXXX XXXX	XXXX XXXX
282h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
283h ⁽¹⁾	STATUS	_	_	—	TO	PD	Z	DC	С	1 1000	q quuu
284h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter	•			•	0000 0000	uuuu uuuu
285h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Po	inter					0000 0000	0000 0000
286h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
287h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 0000	0000 0000
288h ⁽¹⁾	BSR	—	—	—			BSR<4:0>			0 0000	0 0000
289h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
28Ah ⁽¹⁾	PCLATH	—	Write Buffer for the upper 7 bits of the Program Counter						-000 0000	-000 0000	
28Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
28Ch	_	Unimplement	Unimplemented -							_	_
28Dh	_	Unimplement	Unimplemented								_
28Eh	_	Unimplement	Unimplemented								_
28Fh	_	Unimplement	ed							_	_
290h	_	Unimplement	ed							_	_
291h	CCPR1L	Capture/Com	pare/PWM Re	egister 1 (LSB))					xxxx xxxx	uuuu uuuu
292h	CCPR1H	Capture/Com	pare/PWM Re	egister 1 (MSB)					xxxx xxxx	uuuu uuuu
293h	CCP1CON	P1M	<1:0>	DC1E	8<1:0>		CCP1N	/<3:0>		0000 0000	0000 0000
294h	PWM1CON	P1RSEN		•	F	21DC<6:0>				0000 0000	0000 0000
295h	CCP1AS	CCP1ASE		CCP1AS<2:0>	>	PSS1A	C<1:0>	PSS1E	D<1:0>	0000 0000	0000 0000
296h	PSTR1CON	—	—	_	STR1SYNC	Reserved	Reserved	STR1B	STR1A	0 rr01	0 rr01
297h	_	Unimplement	ed	•		•			•	_	_
298h	_	Unimplement	Unimplemented — —								_
299h	_	Unimplemented —								_	
29Ah	—	Unimplement	Unimplemented —								—
29Bh	—	Unimplemented								_	
29Ch	_	Unimplement	ted								_
29Dh	_	Unimplement	ted								_
29Eh	_	Unimplement	ed							_	_
29Fh	_	Unimplement	ed							_	

TABLE 3-7: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 6											
300h ⁽¹⁾	INDF0	Addressing the (not a physic)		es contents of	FSR0H/FSR0)L to address	data memory	1		XXXX XXXX	xxxx xxxx
301h ⁽¹⁾	INDF1	Addressing the (not a physic)		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
302h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
303h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
304h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 0000	uuuu uuuu
305h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
306h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
307h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
308h ⁽¹⁾	BSR	_	—	—			BSR<4:0>			0 0000	0 0000
309h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
30Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
30Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
30Ch	-	Unimplement	Unimplemented							_	
30Dh	-	Unimplement	Unimplemented							_	
30Eh	_	Unimplement	Unimplemented							_	
30Fh	_	Unimplement	ed							_	
310h	_	Unimplement	ed							_	
311h	_	Unimplement	ed							_	
312h	_	Unimplement	ed							_	
313h	_	Unimplement	ed							_	
314h	_	Unimplement	ed							_	
315h	_	Unimplement	ed							_	
316h	_	Unimplement	ed							_	
317h	_	Unimplement	ed							_	
318h	_	Unimplement	ed							_	
319h	_	Unimplement	ed							_	
31Ah	_	Unimplement	ed							_	—
31Bh	_	Unimplement	ed							_	—
31Ch	_	Unimplement	ed							_	—
31Dh	—	Unimplement	Unimplemented — -							—	
31Eh	—	Unimplement	Jnimplemented —								—
31Fh	_	Unimplement	•								_

TABLE 3-7: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 $\label{eq:legend: Legend: Legend: u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.$

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 7											
380h ⁽¹⁾	INDF0	Addressing th (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	/		XXXX XXXX	xxxx xxxx
381h ⁽¹⁾	INDF1	Addressing th (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
382h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant B	yte					0000 0000	0000 0000
383h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
384h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter				•	0000 0000	uuuu uuuu
385h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
386h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
387h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
388h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
389h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
38Ah ⁽¹⁾	PCLATH	_	Write Buffer for the upper 7 bits of the Program Counter						-000 0000	-000 0000	
38Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
38Ch	_	Unimplement	Unimplemented							_	_
38Dh	_	Unimplement	Unimplemented								_
38Eh	_	Unimplement	Unimplemented								_
38Fh	_	Unimplement	ed							_	_
390h	_	Unimplement	ed							_	_
391h	IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000
392h	IOCAN	_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	00 0000	00 0000
393h	IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000
394h	—	Unimplement	ed							_	—
395h	—	Unimplement	ed							_	_
396h	—	Unimplement	ed							_	_
397h	—	Unimplement	ed							_	_
398h	_	Unimplement	ed							1 <u> </u>	_
399h	_	Unimplement	ed							_	_
39Ah	CLKRCON	CLKREN	CLKROE	CLKRSLR	CLKRD	C<1:0>	0	CLKRDIV<2:0	>	0011 0000	0011 0000
39Bh	—	Unimplement	ed							—	—
39Ch	MDCON	MDEN	MDOE	MDSLR	MDOPOL	MDOUT	—	_	MDBIT	00100	00100
39Dh	MDSRC	MDMSODIS	—	—	—		MDMS	6<3:0>		x xxxx	u uuuu
39Eh	MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	_		MDCL	.<3:0>		xxx- xxxx	uuu- uuuu
39Fh	MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC	_		MDCH	<3:0>		xxx- xxxx	uuu- uuuu

TABLE 3-7:	SPECIAL FUNCTION REGISTER	SUMMARY	(CONTINUED)	
$TADEE J^{-1}$.				

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

IABLE	5-7. 3		UNCTION	REGIST				(0)		T	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Banks 8-30											
x00h/ x80h ⁽¹⁾	INDF0	Addressing th (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	/		XXXX XXXX	* ****
x00h/ x81h ⁽¹⁾	INDF1	Addressing th (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	* ****
x02h/ x82h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Syte					0000 0000	0000 0000
x03h/ x83h ⁽¹⁾	STATUS	—	_	_	TO	PD	Z	DC	С	1 1000	q quuu
x04h/ x84h ⁽¹⁾	FSR0L	Indirect Data	Indirect Data Memory Address 0 Low Pointer							0000 0000	uuuu uuuu
x05h/ x85h ⁽¹⁾	FSR0H	Indirect Data Memory Address 0 High Pointer							0000 0000	0000 0000	
x06h/ x86h ⁽¹⁾	FSR1L	Indirect Data Memory Address 1 Low Pointer								0000 0000	uuuu uuuu
x07h/ x87h ⁽¹⁾	FSR1H	Indirect Data Memory Address 1 High Pointer								0000 0000	0000 0000
x08h/ x88h ⁽¹⁾	BSR	—	_	—			BSR<4:0>			0 0000	00 0000
x09h/ x89h ⁽¹⁾	WREG	Working Reg	Working Register							0000 0000	uuuu uuuu
x0Ah/ x8Ah ⁽¹⁾	PCLATH	—	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	0 -000 0000
x0Bh/ x8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0002	0000 000u
x0Ch/ x8Ch	—	Unimplemented								-	-
 x1Fh/ x9Fh											

TABLE 3-7: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.


TABLE	3-7: 3	SPECIAL F	UNCTION	N REGIST	ER SUMN	MARY (CO	ONTINUE	ED)			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 31											
F80h ⁽¹⁾	INDF0		Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)								* ****
F81h ⁽¹⁾	INDF1	Addressing th (not a physical		es contents of	FSR1H/FSR1	IL to address	data memory	у		XXXX XXX	* ****
F82h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
F83h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000)q quuu
F84h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 0000) uuuu uuuu
F85h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Po	inter					0000 0000	0000 0000
F86h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000) uuuu uuuu
F87h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 0000	0000 0000
F88h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	00 0000
F89h ⁽¹⁾	WREG	Working Reg	ister							0000 0000) uuuu uuuu
F8Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	0 -000 0000
F8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0003	c 0000 000u
F8Ch	—	Unimplement	Unimplemented							—	—
FE3h											
FE4h	STATUS_ SHAD	—	—	_	_	_	Z_SHAD	DC_SHAD	C_SHAD	xx:	xuuu
FE5h	WREG_ SHAD	Working Reg	Working Register Shadow							0000 0000) uuuu uuuu
FE6h	BSR_ SHAD	-	—	—	Bank Select	Register Sha	dow			x xxx	au uuuu
FE7h	PCLATH_ SHAD	_	Program Cou	inter Latch Hig	h Register Sh	adow				-xxx xxx	uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Data	Memory Addr	ess 0 Low Poi	nter Shadow					XXXX XXX	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data	Indirect Data Memory Address 0 High Pointer Shadow							XXXX XXX	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Data	Memory Addr	ess 1 Low Poi	nter Shadow					xxxx xxx	auuu uuuu
FEBh	FSR1H_ SHAD	Indirect Data	Indirect Data Memory Address 1 High Pointer Shadow							XXXX XXX	uuuu uuuu
FECh	—	Unimplement	ed							_	_
FEDh	STKPTR	-	_	_	Current Stac	k Pointer				1 1111	1 1111
FEEh	TOSL	Top-of-Stack	Low byte							XXXX XXX	uuuu uuuu
FEFh	TOSH	· -	Top-of-Stack	High byte						-xxx xxx	
	10011			5							

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-3 shows the five situations for the loading of the PC.

FIGURE 3-3: LOADING OF PC IN DIFFERENT SITUATIONS



3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 7 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register and those being written to the PCL register.

3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

3.4 Stack

This device has a 16-level x 15-bit wide hardware stack (refer to Figures 3-4 through 3-7). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Word 2). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

3.4.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the top of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is 5 bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.


During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement STKPTR.


Reference Figure 3-4 through Figure 3-7 for examples of accessing the stack.

FIGURE 3-4: ACCESSING THE STACK EXAMPLE 1

TOSH:TOSL 0x0F	STKPTR = 0x1F Stack Reset Disabled (STVREN = 0)
0x0E	
0x0D	
0x0C	
0x0B	
0x0A	Initial Stack Configuration:
0x09	
0x08	After Reset, the stack is empty. The empty stack is initialized so the Stack
0x07	Pointer is pointing at 0x1F. If the Stack Overflow/Underflow Reset is enabled, the
0x06	TOSH/TOSL registers will return '0'. If the Stack Overflow/Underflow Reset is
0x05	disabled, the TOSH/TOSL registers will return the contents of stack address 0x0F.
0x04	
0x03	
0x02	
0x01	
0x00	
TOSH:TOSL 0x1F	0x0000 STKPTR = 0x1F Stack Reset Enabled (STVREN = 1)
N	

FIGURE 3-5: ACCESSING THE STACK EXAMPLE 2





3.4.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Word 2 is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.5 Indirect Addressing


The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- · Traditional Data Memory
- Linear Data Memory
- Program Flash Memory

PIC12LF1840T39A


FIGURE 3-8: INDIRECT ADDRESSING



3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.






3.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-10: LINEAR DATA MEMORY MAP



3.5.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower 8 bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-11: PROGRAM FLASH MEMORY MAP



4.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Word 1 and Configuration Word 2, Code Protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

Note:	The DEBUG bit in Configuration Word 2 is
	managed automatically by device
	development tools including debuggers
	and programmers. For normal device
	operation, this bit should be maintained as
	a '1'.

REGISTER 4-1: CONFIGURATION WORD 1

	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1			
FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	CP			
bit 13	•		•	-		bit			
R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1			
MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0			
bit 6						bit (
Legend:									
R = Readable bit		W = Writable bit		U = Unimplement	ed bit, read as '1'				
u = Bit is unchang	ed	x = Bit is unknown	ı	-n/n = Value at PO	OR and BOR/Value	at all other Reset			
'1' = Bit is set		'0' = Bit is cleared		P = Programmabl	le bit				
bit 13	1 = Fail-Safe Clo	e Clock Monitor En ck Monitor is enable ck Monitor is disable	ed						
bit 12	1 = Internal/External	kternal Switchover b rnal Switchover moo rnal Switchover moo	le is enabled						
bit 11	If FOSC Configur This bit is ign All other FOSC n 1 = CLKOU		ction is disabled. C ed. I/O function on	Dscillator function or the CLKOUT pin.	n the CLKOUT pin.				
bit 10-9	11 = BOR enable 10 = BOR enable	ed during operation led by SBOREN bit	and disabled in SI						
bit 8		Protection bit ⁽²⁾ / code protection is / code protection is							
bit 7	CP : Code Protection bit ⁽³⁾ 1 = Program memory code protection is disabled 0 = Program memory code protection is enabled								
bit 6	MCLRE: RA3/MC If LVP bit = 1: This bit is ign If LVP bit = 0: 1 = MCLR/VC	CLR/VPP Pin Function nored. PP pin function is MC PP pin function is digi	on Select bit 	enabled. ernally disabled; Wea	ak pull-up under cor	ntrol of			
bit 5	1 = PWRT disat		(1)						
bit 4-3	 PWRT disabled PWRT enabled WDTE<1:0>: Watchdog Timer Enable bit 11 = WDT enabled 10 = WDT enabled while running and disabled in Sleep 01 = WDT controlled by the SWDTEN bit in the WDTCON register 								

3: The entire program memory will be erased when the code protection is turned off.

REGISTER 4-1: CONFIGURATION WORD 1 (CONTINUED)

bit 2-0

FOSC<2:0>: Oscillator Selection bits

- 111 = ECH: External Clock, High-Power mode (4-32 MHz): device clock supplied to CLKIN pin
- 110 = ECM: External Clock, Medium-Power mode (0.5-4 MHz): device clock supplied to CLKIN pin
 - 101 = ECL: External Clock, Low-Power mode (0-0.5 MHz): device clock supplied to CLKIN pin
 - 100 = INTOSC oscillator: I/O function on CLKIN pin
 - 011 = EXTRC oscillator: External RC circuit connected to CLKIN pin
 - 010 = HS oscillator: High-speed crystal/resonator connected between OSC1 and OSC2 pins
 - 001 = XT oscillator: Crystal/resonator connected between OSC1 and OSC2 pins
 - 000 = LP oscillator: Low-power crystal connected between OSC1 and OSC2 pins
- Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.
 - 2: The entire data EEPROM will be erased when the code protection is turned off during an erase.
 - 3: The entire program memory will be erased when the code protection is turned off.

REGISTER 4-2: CONFIGURATION WORD 2

R/P-1/1	R/P-1/1	U-1	R/P-1/1	R/P-1/1	R/P-1/1	U-1			
LVP	DEBUG ⁽²⁾	—	BORV	STVREN	PLLEN	_			
bit 13						bit			
U-1	U-1	R-1	U-1	U-1	R/P-1/1	R/P-1/1			
—	—	Reserved	—	—	WRT1	WRT0			
bit 6						bit			
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemente	ed bit_read as '1'				
u = Bit is unchan		x = Bit is unknown		•	R and BOR/Value	at all other Rese			
1' = Bit is set	3	'0' = Bit is cleared		P = Programmable					
bit 13	1 = Low-voltage 0 = High-voltage	e Programming Ena programming enable on MCLR must be u	ed ised for programr	ning					
bit 12	DEBUG: In-Circuit Debugger mode bit ⁽²⁾ 1 = In-Circuit Debugger disabled, ICSPCLK and ICSPDAT are general purpose I/O pins 0 = In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are dedicated to the debugger								
bit 11	Unimplemented: Read as '1'								
bit 10	1 = Brown-out Re	It Reset Voltage Sele eset voltage set to 1 eset voltage set to 2	9V (typical)						
bit 9	1 = Stack Overflo	Overflow/Underflow ow or Underflow will ow or Underflow will	cause a Reset						
bit 8	PLLEN: PLL Ena 1 = 4xPLL enable 0 = 4xPLL disabl	ed							
bit 7-5	Unimplemented	: Read as '1'							
	Reserved: This location should be programmed to a '1'.								
bit 4	Unimplemented: Read as '1'								
bit 4 bit 3-2	Unimplemented		-						

2: The DEBUG bit in Configuration Word is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

4.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data EEPROM protection are controlled independently. Internal access to the program memory and data EEPROM are unaffected by any code protection setting.

4.2.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Word 1. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See Section 4.3 "Write Protection" for more information.

4.2.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external reads and writes by the CPD bit. When $\overline{CPD} = 0$, external reads and writes of data EEPROM are inhibited. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

4.3 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Word 2 define the size of the program memory block that is protected.

4.4 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See Section 11.5 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC12LF1840T48A/39A Programming Specification*" (DS41595).

4.5 **Device ID and Revision ID**

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See Section 11.5 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

DEVICEID: DEVICE ID REGISTER⁽¹⁾ **REGISTER 4-3:**

R	R	R	R	R	R	R	
DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	
bit 13						bit 7	
R	R	R	R	R	R	R	
DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	
pit 6						bit (
Legend:				U = Unimplement	ed bit, read as '0'		
R = Readable bit W = Writable bit				'0' = Bit is cleared			
-n = Value at POR '1' = Bit is set				x = Bit is unknown			

011011110 = PIC12LF1840T39A

bit 4-0 REV<4:0>: Revision ID bits

These bits are used to identify the revision.

Note 1: This location cannot be written.

5.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The oscillator module can be configured in one of eight clock modes.

- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium-Power mode (0.5 MHz to 4 MHz)
- 3. ECH External Clock High-Power mode (4 MHz to 32 MHz)
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (up to 4 MHz)
- 6. HS High Gain Crystal or Ceramic Resonator mode (4 MHz to 20 MHz)
- 7. RC External Resistor-Capacitor (RC)
- 8. INTOSC Internal oscillator (31 kHz to 32 MHz)

Clock source modes are selected by the FOSC<2:0> bits in the Configuration Word 1. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The EC clock mode relies on an external logic level signal as the device clock source. The LP, XT and HS clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The RC clock mode requires an external resistor and capacitor to set the oscillator frequency.

The INTOSC internal oscillator block produces low, medium, and high-frequency clock sources, designated LFINTOSC, MFINTOSC, and HFINTOSC. (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these three clock sources.




FIGURE 5-1: SIMPLIFIED PIC[®] MCU CLOCK SOURCE BLOCK DIAGRAM

5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained internally within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated Phase-Locked Loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See Section 5.3 "Clock Switching" for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Word 1 to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Timer1 Oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See Section 5.3 "Clock Switching" for more information.

5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.


EC mode has three power modes to select from through Configuration Word 1:

- High power, 4-32 MHz (FOSC = 111)
- Medium power, 0.5-4 MHz (FOSC = 110)
- Low power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 5-2:

EXTERNAL CLOCK (EC) MODE OPERATION



5.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.


HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

PIC12LF1840T39A

FIGURE 5-3:


QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



- ote 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)

FIGURE 5-4: CERAMIC RESONATOR OPERATION

(XT OR HS MODE)



3: An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

5.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see Section 5.4 "Two-Speed Clock Start-up Mode").

5.2.1.4 4xPLL

The oscillator module contains a 4xPLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4xPLL must fall within specifications. See the PLL Clock Timing Specifications in Section 31.0 "Electrical Specifications".

The 4xPLL may be enabled for use by one of two methods:


- 1. Program the PLLEN bit in Configuration Word 2 to a '1'.
- Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Word 2 is programmed to a '1', then the value of SPLLEN is ignored.

5.2.1.5 TIMER1 Oscillator

The Timer1 oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 5.3 "Clock Switching"** for more information.

FIGURE 5-5: QUARTZ CRYSTAL OPERATION (TIMER1 OSCILLATOR)




- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)
 - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
 - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

5.2.1.6 External RC Mode

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the state of the CLKOUTEN bit in Configuration Word 1.

Figure 5-6 shows the external RC mode connections.



The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration Word 1 to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section 5.3 "Clock Switching" for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the state of the $\overline{\text{CLKOUTEN}}$ bit in Configuration Word 1.

The internal oscillator block has two independent oscillators and a dedicated Phase-Locked Loop, HFPLL that can produce one of three internal system clock sources.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated Phase-Locked Loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- The MFINTOSC (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 3. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running and can be utilized.

The High-Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High-Frequency Internal Oscillator Status Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

5.2.2.2 MFINTOSC

The Medium-Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

The Medium-Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running and can be utilized.

5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator, a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator **Clock Switch Timing**" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running and can be utilized.

5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 32 MHz (requires 4xPLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note:	Following any Reset, the IRCF<3:0> bits
	of the OSCCON register are set to '0111'
	and the frequency selection is set to
	500 kHz. The user can modify the IRCF
	bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

5.2.2.6 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4xPLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Word 1 must be set to use the INTOSC source as the device system clock (FOSC<2:0> = 100).
- The SCS bits in the OSCCON register must be cleared to use the clock determined by FOSC<2:0> in Configuration Word 1 (SCS<1:0> = 00).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC set to use (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4xPLL, or the PLLEN bit of the Configuration Word 2 must be programmed to a '1'.
- Note: When using the PLLEN bit of the Configuration Word 2, the 4xPLL cannot be disabled by software and the 8 MHz HFINTOSC option will no longer be available.

The 4xPLL is not available for use with the internal oscillator when the SCS bits of the OSCCON register are set to '1x'. The SCS bits must be set to '00' to use the 4xPLL with the internal oscillator.

5.2.2.7 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC, MFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-7). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC, MFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-7 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables of **Section 31.0** "Electrical **Specifications**".

PIC12LF1840T39A

FIGURE 5-7:	INTERNAL OSCILLATOR SWITCH TIMING
HFINTOSC/ MFINTOSC	LFINTOSC (FSCM and WDT disabled)
HFINTOSC/ MFINTOSC	Start-up Time 2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ χ = 0
System Clock	
MFINTOSC	LFINTOSC (Either FSCM or WDT enabled)
HFINTOSC/ MFINTOSC	
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
LFINTOSC →	HFINTOSC/MFINTOSC
LFINTOSC	
HFINTOSC/ MFINTOSC	Start-up Time 2-cycle Sync Running
IRCF <3:0>	= 0 X ≠ 0
System Clock	

5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Word 1
- Timer1 32 kHz crystal oscillator
- Internal Oscillator Block (INTOSC)

5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<2:0> bits in the Configuration Word 1.
- When the SCS bits of the OSCCON register = 01, the system clock source is the Timer1 oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

Note:	Any automatic clock switch, which may
	occur from Two-Speed Start-up or
	Fail-Safe Clock Monitor, does not update
	the SCS bits of the OSCCON register. The
	user can monitor the OSTS bit of the
	OSCSTAT register to determine the current
	system clock source.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-1.

5.3.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCSTAT register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes. The OST does not reflect the status of the Timer1 oscillator.

5.3.3 TIMER1 OSCILLATOR

The Timer1 oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator is enabled using the T1OSCEN control bit in the T1CON register. See Section 21.0 "Timer1 Module with Gate Control" for more information about the Timer1 peripheral.

5.3.4 TIMER1 OSCILLATOR READY (T1OSCR) BIT

The user must ensure that the Timer1 oscillator is ready to be used before it is selected as a system clock source. The Timer1 Oscillator Ready (T1OSCR) bit of the OSCSTAT register indicates whether the Timer1 oscillator is ready to be used. After the T1OSCR bit is set, the SCS bits can be configured to select the Timer1 oscillator.

5.4 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC Internal Oscillator block as the clock source and go back to Sleep without waiting for the external oscillator to become stable.

Two-Speed Start-up provides benefits when the oscillator module is configured for LP, XT or HS modes. The Oscillator Start-up Timer (OST) is enabled for these modes and must count 1024 oscillations before the oscillator can be used as the system clock source.

If the oscillator module is configured for any mode other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

If the OST count reaches 1024 before the device enters Sleep mode, the OSTS bit of the OSCSTAT register is set and program execution switches to the external oscillator. However, the system may never operate from the external oscillator if the time spent awake is very short.

Note:	Executing a SLEEP instruction will abort
	the oscillator start-up time and will cause
	the OSTS bit of the OSCSTAT register to
	remain clear.

5.4.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Word 1) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 00.
- FOSC<2:0> bits in the Configuration Word 1 configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- Wake-up from Sleep.

TABLE 5-1:	OSCILLATOR SWITCHING DELAYS
------------	-----------------------------

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	LFINTOSC ⁽¹⁾ MFINTOSC ⁽¹⁾ HFINTOSC ⁽¹⁾	31 kHz 31.25 kHz-500 kHz 31.25 kHz-16 MHz	Oscillator Warm-up Delay (Twarm)
Sleep/POR	EC, RC ⁽¹⁾	DC – 32 MHz	2 cycles
LFINTOSC	EC, RC ⁽¹⁾	DC – 32 MHz	1 cycle of each
Sleep/POR	Timer1 Oscillator LP, XT, HS ⁽¹⁾	32 kHz-20 MHz	1024 Clock Cycles (OST)
Any clock source MFINTOSC ⁽¹⁾ 31.25 kHz-500 kHz HFINTOSC ⁽¹⁾ 31.25 kHz-16 MHz 2 μs (approx		2 μs (approx.)	
Any clock source	LFINTOSC ⁽¹⁾	31 kHz	1 cycle of each
Any clock source	Timer1 Oscillator	32 kHz	1024 Clock Cycles (OST)
PLL inactive	PLL active	16-32 MHz	2 ms (approx.)

Note 1: PLL inactive.

5.4.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- 2. Instructions begin execution by the internal oscillator at the frequency set in the IRCF<3:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

5.4.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCSTAT register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or the internal oscillator.





FIGURE 5-8: TWO-SPEED START-UP

5.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Word 1. The FSCM is applicable to all external oscillator modes (LP, XT, HS, EC, Timer1 Oscillator and RC).

FIGURE 5-9: FSCM BLOCK DIAGRAM



5.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 5-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

5.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR2 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<3:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

5.5.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the SCS bits of the OSCCON register. When the SCS bits are changed, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device will be operating from the external clock source. The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.


5.5.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the Status bits in the OSCSTAT register to verify the oscillator start-up and that the system clock switchover has successfully completed.

PIC12LF1840T39A





5.6 Oscillator Control Registers

W = Writable x = Bit is unk '0' = Bit is cle LEN: Software PLL En LEN in Configuration V LEN bit is ignored. 4xP LEN in Configuration V 4xPLL Is enabled 4xPLL is disabled F<3:0>: Internal Oscilla x = 31 kHz LF 0 = 31.25 kHz MF 1 = 31.25 kHz MF 1 = 125 kHz MF 1 = 125 kHz MF	known eared hable bit <u>Nord 1 = 1:</u> PLL is always er Nord 1 = 0:	-n/n = Value		ad as '0' OR/Value at all	i<1:0> bit 0 other Resets
x = Bit is unk '0' = Bit is cle LEN: Software PLL En LEN in Configuration V LEN bit is ignored. 4xP LEN in Configuration V 4xPLL Is enabled 4xPLL is disabled F<3:0>: Internal Oscilla x = 31 kHz LF 0 = 31.25 kHz MF 1 = 31.25 kHz MF 1 = 125 kHz MF	known eared hable bit <u>Nord 1 = 1:</u> PLL is always er Nord 1 = 0:	-n/n = Value	at POR and BO	OR/Value at all	
x = Bit is unk '0' = Bit is cle LEN: Software PLL En LEN in Configuration V LEN bit is ignored. 4xP LEN in Configuration V 4xPLL Is enabled 4xPLL is disabled F<3:0>: Internal Oscilla x = 31 kHz LF 0 = 31.25 kHz MF 1 = 31.25 kHz MF 1 = 125 kHz MF	known eared hable bit <u>Nord 1 = 1:</u> PLL is always er Nord 1 = 0:	-n/n = Value	at POR and BO	OR/Value at all	other Resets
x = Bit is unk '0' = Bit is cle LEN: Software PLL En LEN in Configuration V LEN bit is ignored. 4xP LEN in Configuration V 4xPLL Is enabled 4xPLL is disabled F<3:0>: Internal Oscilla x = 31 kHz LF 0 = 31.25 kHz MF 1 = 31.25 kHz MF 1 = 125 kHz MF	known eared hable bit <u>Nord 1 = 1:</u> PLL is always er Nord 1 = 0:	-n/n = Value	at POR and BO	OR/Value at all	other Resets
x = Bit is unk '0' = Bit is cle LEN: Software PLL En LEN in Configuration V LEN bit is ignored. 4xP LEN in Configuration V 4xPLL Is enabled 4xPLL is disabled F<3:0>: Internal Oscilla x = 31 kHz LF 0 = 31.25 kHz MF 1 = 31.25 kHz MF 1 = 125 kHz MF	known eared hable bit <u>Nord 1 = 1:</u> PLL is always er Nord 1 = 0:	-n/n = Value	at POR and BO	OR/Value at all	other Resets
'0' = Bit is cle LEN: Software PLL En LEN in Configuration V LEN bit is ignored. 4xP LEN in Configuration V 4xPLL Is enabled 4xPLL is disabled F<3:0>: Internal Oscilla x = 31 kHz LF 0 = 31.25 kHz MF 1 = 31.25 kHz MF 1 = 125 kHz MF 1 = 125 kHz MF	eared hable bit <u>Nord 1 = 1:</u> PLL is always en <u>Nord 1 = 0:</u>	nabled (subject			other Resets
LEN: Software PLL En LEN in Configuration V LEN bit is ignored. 4xP LEN in Configuration V 4xPLL Is enabled 4xPLL is disabled F<3:0>: Internal Oscilla x = 31 kHz LF 0 = 31.25 kHz MF 1 = 31.25 kHz MF 1 = 125 kHz MF	nable bit <u>Nord 1 = 1:</u> PLL is always er Nord 1 = 0:		t to oscillator re	equirements)	
LEN in Configuration V LEN bit is ignored. $4xP$ LEN in Configuration V 4xPLL is enabled 4xPLL is disabled F<3:0>: Internal Oscilla x = 31 kHz LF 0 = 31.25 kHz MF 1 = 31.25 kHz HF(1) $0 = 62.5 kHz MF1 = 125 kHz MF$	<u>Word 1 = 1:</u> PLL is always er <u>Nord 1 = 0:</u>		t to oscillator re	equirements)	
x = 31 kHz LF 0 = 31.25 kHz MF 1 = 31.25 kHz HF ⁽¹⁾ 0 = 62.5 kHz MF 1 = 125 kHz MF	ator Frequency	Select bits			
1 = 4 MHz HF 0 = 8 MHz or 32 MHz F			ITOSC")		
nplemented: Read as	'0'				
Internal oscillator bloc Timer1 oscillator	:k	Configuration V	Word 1		
	1 = 16 MHz HF nplemented: Read as i<1:0>: System Clock S i Internal oscillator bloc : Timer1 oscillator	1 = 4 MHz HF 0 = 8 MHz or 32 MHz HF(see Sectio 1 = 16 MHz HF nplemented: Read as '0' s<1:0>: System Clock Select bits internal oscillator block Timer1 oscillator	1 = 4 MHz HF 0 = 8 MHz or 32 MHz HF(see Section 5.2.2.1 "HFIN 1 = 16 MHz HF nplemented: Read as '0' is<1:0>: System Clock Select bits internal oscillator block Timer1 oscillator	1 = 4 MHz HF 0 = 8 MHz or 32 MHz HF(see Section 5.2.2.1 "HFINTOSC") 1 = 16 MHz HF nplemented: Read as '0' s<1:0>: System Clock Select bits internal oscillator block	1 = 4 MHz HF 0 = 8 MHz or 32 MHz HF(see Section 5.2.2.1 "HFINTOSC") 1 = 16 MHz HF nplemented: Read as '0' i<1:0>: System Clock Select bits : Internal oscillator block : Timer1 oscillator

REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

R-1/q	R-0/q	R-q/q	R-0/q	R-0/q	R-q/q	R-0/0	R-0/q		
T1OSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit		mented bit, read				
u = Bit is uncl	nanged	x = Bit is unk		-n/n = Value at POR and BOR/Value at all other R					
'1' = Bit is set		'0' = Bit is cle	ared	q = Condition	al				
bit 7		mer1 Oscillator	Ready bit						
	<u>If T1OSCEN</u>	<u> = 1</u> : oscillator is rea	dv						
		oscillator is not							
	If T10SCEN								
		clock source is	always ready						
bit 6	PLLR 4xPLI								
	1 = 4xPLL is ready								
	0 = 4 xPLL	•		1.11					
bit 5		llator Start-up T			hite of the Confi		4		
		g from the clock g from an interr				guration word	I		
bit 4	HFIOFR: Hig	gh-Frequency I	nternal Oscillat	or Ready bit					
		SC is ready							
	0 = HFINTC	SC is not read	4						
bit 3	-	gh-Frequency Ir		or Locked bit					
	1 = HFINTOSC is at least 2% accurate 0 = HFINTOSC is not 2% accurate								
h ¹¹ 0				illeten Deederk	:4				
bit 2		edium-Frequen	cy Internal Osc	illator Ready b	It				
		DSC is ready DSC is not read	v						
bit 1		w-Frequency In		or Ready bit					
	1 = LFINTO			,					
	0 = LFINTO	SC is not ready	1						
bit 0		gh-Frequency Ir		or Stable bit					
		SC is at least 0							
	0 = HFINTC	OSC is not 0.5%	accurate						

REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

11.0	11.0						
U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—			IUN	<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is unch	nanged	x = Bit is unkr	iown	-n/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	Unimpleme	nted: Read as '	0'				
bit 5-0	TUN<5:0>: F	Frequency Tunir	ng bits				
	011111 = N	Aaximum freque	ncy				
	011110 =						
	•						
	•						
	•						
	000001 =	scillator module	is running at	the factory calil	arated frequen	<u></u>	
	111111 =		is running at		Jialeu liequeli	cy.	
	•						
	•						
•							
100000 = Minimum frequency							

REGISTER 5-3: OSCTUNE: OSCILLATOR TUNING REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF	-<3:0>		—	SCS<1:0>		61
OSCSTAT	T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	62
OSCTUNE	_	_	TUN<5:0>						63
PIE2	OSFIE	—	C1IE	EEIE	BCL1IE	—	—	—	85
PIR2	OSFIF	_	C1IF	EEIF	BCL1IF	—	_	_	87

T1OSCEN

T1SYNC

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

TMR1CS<1:0>

TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

T1CKPS<1:0>

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8		_	FCMEN	IESO	CLKOUTEN	BORE	N<1:0>	CPD	40
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>		FOSC<2:0>		42

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

T1CON

TMR10N

169

PIC12LF1840T39A

NOTES:

6.0 REFERENCE CLOCK MODULE

The reference clock module provides the ability to send a divided clock to the clock output pin of the device (CLKR) and provide a secondary internal clock source to the modulator module. This module is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application. The reference clock module includes the following features:

- System clock is the source
- Available in all oscillator configurations
- · Programmable clock divider
- Output enable to a port pin
- · Selectable duty cycle
- Slew rate control

The reference clock module is controlled by the CLKRCON register (Register 6-1) and is enabled when setting the CLKREN bit. To output the divided clock signal to the CLKR port pin, the CLKROE bit must be set. The CLKRDIV<2:0> bits enable the selection of eight different clock divider options. The CLKRDC<1:0> bits can be used to modify the duty cycle of the output clock⁽¹⁾. The CLKRSLR bit controls slew rate limiting.

Note 1: If the base clock rate is selected without a divider, the output clock will always have a duty cycle equal to that of the source clock, unless a 0% duty cycle is selected. If the clock divider is set to base clock/2, then 25% and 75% duty cycle accuracy will be dependent upon the source clock.

For information on using the reference clock output with the modulator module, see **Section 23.0 "Data Signal Modulator**".

6.1 Slew Rate

The slew rate limitation on the output port pin can be disabled. The slew rate limitation can be removed by clearing the CLKRSLR bit in the CLKRCON register.

6.2 Effects of a Reset

Upon any device Reset, the reference clock module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

6.3 Conflicts with the CLKR Pin

There are two cases when the reference clock output signal cannot be output to the CLKR pin, if:

- LP, XT or HS Oscillator mode is selected.
- CLKOUT function is enabled.

Even if either of these cases are true, the module can still be enabled and the reference clock signal may be used in conjunction with the modulator module.

6.3.1 OSCILLATOR MODES

If LP, XT or HS Oscillator modes are selected, the OSC2/CLKR pin must be used as an oscillator input pin and the CLKR output cannot be enabled. See **Section 5.2 "Clock Source Types**" for more information on different oscillator modes.

6.3.2 CLKOUT FUNCTION

The CLKOUT function has a higher priority than the reference clock module. <u>Therefore</u>, if the CLKOUT function is enabled by the CLKOUTEN bit in Configuration Word 1, FOSC/4 will always be output on the port pin. Reference **Section 4.0** "Device Configuration" for more information.

6.4 Operation During Sleep

As the reference clock module relies on the system clock as its source, and the system clock is disabled in Sleep, the module does not function in Sleep, even if an external clock source or the Timer1 clock source is configured as the system clock. The module outputs will remain in their current state until the device exits Sleep.

R/W-0/0	0 R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
CLKRE	N CLKROE	CLKRSLR	CLKRDC1	CLKRDC0	CLKRDIV2	CLKRDIV1	CLKRDIV0			
bit 7							bit (
Legend:										
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
u = Bit is u	Inchanged	x = Bit is unkr	nown		at POR and BC		other Resets			
'1' = Bit is	•	'0' = Bit is cle	ared							
bit 7	CLKREN : R	eference Clock	Module Enable	e bit						
 1 = Reference clock module is enabled 0 = Reference clock module is disabled 										
bit 6				, hit(3)						
DILO		CLKROE: Reference Clock Output Enable bit ⁽³⁾ 1 = Reference clock output is enabled on CLKR pin								
		ce clock output		•						
bit 5	CLKRSLR:	Reference Cloc	k Slew Rate C	ontrol Limiting	Enable bit					
		e limiting is ena								
		e limiting is disa								
bit 4-3		:0>: Reference		cle bits						
		 11 = Clock outputs duty cycle of 75% 10 = Clock outputs duty cycle of 50% 								
		 Clock outputs duty cycle of 50% Clock outputs duty cycle of 25% 								
		00 = Clock outputs duty cycle of 0%								
bit 2-0	CLKRDIV<2	:0> Reference	Clock Divider b	oits						
		clock value divi	•							
		clock value divi								
		clock value divi								
		clock value divi								
		clock value divi								
	001 = Base	clock value divictorial clock value ⁽²⁾	ded by 2 ⁽¹⁾							
Note 1.					n and ant an the					
Note 1: 2:	In this mode, the In this mode, the			-	-					
۷.	is selected.		ways be equa		GOOK GULY CYCI	c, unicos a uui				
3:		ute CLKR to pin, $\overline{\text{CLKOUTEN}}$ of Configuration Word 1 = 1 is required. $\overline{\text{CLKOUTEN}}$ of Configuration								

REGISTER 6-1: CLKRCON: REFERENCE CLOCK CONTROL REGISTER

3: To route CLKR to pin, CLKOUTEN of Configuration Word 1 = 1 is required. CLKOUTEN of Configuration Word 1 = 0 will result in Fosc/4. See Section 6.3 "Conflicts with the CLKR Pin" for details.

TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH REFERENCE CLOCK SOURCES

	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
	CLKRCON	CLKREN	CLKROE	CLKRSLR	CLKRDC1	CLKRDC0	CLKRDIV2	CLKRDIV1	CLKRDIV0	66
_	Legend: — = unimplemented locations read as '0'. Shaded cells are not used by reference clock sources.									

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by reference clock sources.

TABLE 6-2: SUMMARY OF CONFIGURATION WORD WITH REFERENCE CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8			FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	40
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0	42

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by reference clock sources.

PIC12LF1840T39A

NOTES:

7.0 RESETS


There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- · Stack Overflow
- Stack Underflow
- Programming mode exit

To allow VDD to stabilize, an optional Power-up Timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 7-1.

FIGURE 7-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



7.1 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

7.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms timeout on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Word 1.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

7.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Word 1. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 7-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Word 2.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 7-3 for more information.

BOREN Config bits	SBOREN	Device Mode	BOR Mode	Device Operation upon release of POR	Device Operation upon wake-up from Sleep
BOR_ON (11)	Х	Х	Active	Waits for BOR ready ⁽¹⁾	
BOR_NSLEEP (10)	х	Awake	Active	- Waits for BOR ready	
BOR_NSLEEP (10)	х	Sleep	Disabled		
BOR_SBOREN (01)	1	х	Active	Begins immediately	
BOR_SBOREN (01)	0	х	Disabled	Begins immediately	
BOR_OFF (00)	х	х	Disabled	Begins im	imediately

TABLE 7-1:BOR OPERATING MODES

Note 1: Even though this case specifically waits for the BOR, the BOR is already operating, so there is no delay in start-up.

7.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Word 1 are set to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

7.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Word 1 are set to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.


BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

7.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Word 1 are set to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.


BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.





BROWN-OUT SITUATIONS



REGISTER 7-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	U-0	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	—	—	—	—	—	—	BORRDY
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	<pre>SBOREN: Software Brown-out Reset Enable bit If BOREN <1:0> in Configuration Word 1 ≠ 01: SBOREN is read/write, but has no effect on the BOR. If BOREN <1:0> in Configuration Word 1 = 01: 1 = BOR Enabled 0 = BOR Disabled</pre>
bit 6-1	Unimplemented: Read as '0'
bit 0	BORRDY: Brown-out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive

7.3 MCLR

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Word 1 and the LVP bit of Configuration Word 2 (Table 7-2).

TABLE 7-2:	MCLR CONFIGURATION
-------------------	--------------------

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

7.3.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR pin low.

7.3.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 12.2 "PORTA Registers"** for more information.

7.4 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The \overline{TO} and \overline{PD} bits in the STATUS register are changed to indicate the WDT Reset. See Section 10.0 "Watchdog Timer" for more information.

7.5 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{R} bit in the PCON register will be set to '0'. See Table 7-4 for default conditions after a RESET instruction has occurred.

7.6 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Word 2. See **Section 3.4.2** "Overflow/Underflow **Reset**" for more information.

7.7 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

7.8 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the $\overrightarrow{\text{PWRTE}}$ bit of Configuration Word 1.

7.9 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 7-4). This is useful for testing purposes or to synchronize more than one device operating in parallel.




FIGURE 7-4: RESET START-UP SEQUENCE

7.10 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 7-3 and Table 7-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	0	x	1	1	Power-on Reset
0	0	1	1	0	x	0	x	Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$
0	0	1	1	0	x	x	0	Illegal, \overline{PD} is set on \overline{POR}
0	0	1	1	u	0	1	1	Brown-out Reset
u	u	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 7-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

TABLE 7-4: RESET CONDITION FOR SPECIAL REGISTERS⁽²⁾

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

2: If a Status bit is not implemented, that bit will be read as '0'.

7.11 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- Stack Overflow Reset (STKOVF)
- Stack Underflow Reset (STKUNF)
- MCLR Reset (RMCLR)

The PCON register bits are shown in Register 7-2.

REGISTER 7-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	—	_	RMCLR	RI	POR	BOR
bit 7							bit 0

Languati							
Legend:							
HC = Bit is cl	eared by hardw	vare	HS = Bit is set by hardware				
R = Readable bit W = Writ		W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown		x = Bit is unknown	-m/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set '0' = Bit is cleared			q = Value depends on condition				
bit 7		tack Overflow Flag bit					
		Overflow occurred Overflow has not occurred	or set to '0' by firmware				
h:+ C							
bit 6		tack Underflow Flag bit Underflow occurred					
		d or set to '0' by firmware					
bit 5-4		nted: Read as '0'					
bit 3		CLR Reset Flag bit					
		Reset has not occurred or Reset has occurred (set to	o '0' in hardware when a MCLR Reset occurs)				
bit 2	RI: RESET I	nstruction Flag bit					
	1 = A reset	r instruction has not been e	executed or set to '1' by firmware				
	0 = A reset	instruction has been execu	ited (set to '0' in hardware upon executing a RESET instruction)				
bit 1	POR: Power	r-on Reset Status bit					
	1 = No Powe	er-on Reset occurred					
0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)							
bit 0 BOR: Brown-out Reset Status bit							
1 = No Brown-out Reset occurred							
0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out R							
	occurs)						

		•						i	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN				_	_	_	BORRDY	71
PCON	STKOVF	STKUNF	_		RMCLR	RI	POR	BOR	75
STATUS	_	_	_	TO	PD	Z	DC	С	18
WDTCON			WDTPS<4:0> SWDTEN 93				93		

TABLE 7-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Legend: — = unimplemented bit, reads as '0'. Shaded cells are not used by Resets.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

8.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.

This chapter contains the following information for Interrupts:

- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 8-1 and Figure 8-2.







FIGURE 8-2: PERIPHERAL INTERRUPT LOGIC



8.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIEx register)

The INTCON, PIR1 and PIR2 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See Section 8.5 "Automatic Context Saving")
- PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

Note 1:	Individual	inte	rrupt	flag	bits	s are	e set,
	regardless	of	the	state	of	any	other
	enable bits						


2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

8.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three or four instruction cycles. For asynchronous interrupts, the latency is three to five instruction cycles, depending on when the interrupt occurs. See Figure 8-3 and Figure 8-4 for more details.



OSC1	η η η η	\overline{M}			ΛΛΛΛ			ΛΛΛΛ
							Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
CLKOUT			Interru during	pt Sampled Q1				
Interrupt								
GIE								
PC	PC-1	РС	PC	+1	0004h	0005h		
Execute	1 Cycle Insti	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt			/					
GIE								
	Г	· · · · · · · · · · · · · · · · · · ·	PC+1/FSR	New PC/	/	\		
PC	PC-1	PC	ADDR	PC+1	0004h	0005h		
Execute-	2 Cycle Insti	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								_
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC+2	0004h	0005h	
	/	/			1012	<u> </u>	L/	
Execute	3 Cycle Insti	ruction at PC	INST(PC)	NOP	NOP	NOP	Inst(0004h)	Inst(0005h)
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	P	2+2	0004h	0005h
Execute	3 Cycle Instr	ruction at PC	INST(PC)	NOP	NOP	NOP	NOP	Inst(0004h)



5: INTF is enabled to be set any time during the Q4-Q1 cycles.

8.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the Section 9.0 "Power-Down Mode (Sleep)" for more details.

8.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

8.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- · BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

8.5.1 INTCON REGISTER

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, interrupt-on-change and external INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R-0/0						
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	GIE: Global Interrupt Enable bit
	1 = Enables all active interrupts 0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	TMROIE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt
bit 4	INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt
bit 3	IOCIE: Interrupt-on-Change Enable bit 1 = Enables the interrupt-on-change 0 = Disables the interrupt-on-change
bit 2	TMR0IF: Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow
bit 1	INTF: INT External Interrupt Flag bit 1 = The INT external interrupt occurred 0 = The INT external interrupt did not occur
bit 0	 IOCIF: Interrupt-on-Change Interrupt Flag bit⁽¹⁾ 1 = When at least one of the interrupt-on-change pins changed state 0 = None of the interrupt-on-change pins have changed state
Note 1:	The IOCIF Flag bit is read-only and cleared when all the Interrupt-on-Change flags in the IOCAF register

Note 1: The IOCIF Flag bit is read-only and cleared when all the Interrupt-on-Change flags in the IOCAF register have been cleared by software.

8.5.2 PIE1 REGISTER

The PIE1 register contains the interrupt enable bits, as shown in Register 8-2.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 8-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TMR1GIE | ADIE | RCIE | TXIE | SSP1IE | CCP1IE | TMR2IE | TMR1IE |
| bit 7 | | • | | | | | bit 0 |

Legend:					
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'		
u = Bit is u	nchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets		
'1' = Bit is	set	'0' = Bit is cleared			
bit 7		: Timer1 Gate Interrupt Enab			
		es the Timer1 Gate Acquisiti les the Timer1 Gate Acquisit	•		
bit 6		O Converter (ADC) Interrupt I	-		
		es the ADC interrupt les the ADC interrupt			
bit 5	RCIE: US	ART Receive Interrupt Enab	e bit		
		es the USART receive interries the USART receive interries the USART receive interries the transmission of transmission of the transmission of transmi	1		
bit 4	TXIE: US/	ART Transmit Interrupt Enab	le bit		
		es the USART transmit inter les the USART transmit inter			
bit 3	SSP1IE: S	Synchronous Serial Port (MS	SP) Interrupt Enable bit		
		es the MSSP interrupt les the MSSP interrupt			
bit 2	CCP1IE: (CCP1 Interrupt Enable bit			
		es the CCP1 interrupt les the CCP1 interrupt			
bit 1	TMR2IE:	TMR2 to PR2 Match Interrup	t Enable bit		
 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 					
bit 0	able bit				
bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt					

8.5.3 PIE2 REGISTER

The PIE2 register contains the interrupt enable bits, as shown in Register 8-3.

Note:	Bit PEIE of the INTCON register must be
	set to enable any peripheral interrupt.

REGISTER 8-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0
OSFIE	—	C1IE	EEIE	BCL1IE	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	
bit 7 OSFIE	: Oscillator Fail Interrupt Enable bi	t

	1 = Enables the Oscillator Fail interrupt
	0 = Disables the Oscillator Fail interrupt
bit 6	Unimplemented: Read as '0'
bit 5	C1IE: Comparator C1 Interrupt Enable bit
	1 = Enables the Comparator C1 interrupt0 = Disables the Comparator C1 interrupt
bit 4	EEIE: EEPROM Write Completion Interrupt Enable bit
	1 = Enables the EEPROM Write Completion interrupt
	0 = Disables the EEPROM Write Completion interrupt
bit 3	BCL1IE: MSSP Bus Collision Interrupt Enable bit
	1 = Enables the MSSP Bus Collision Interrupt
	0 = Disables the MSSP Bus Collision Interrupt
bit 2-0	Unimplemented: Read as '0'

8.5.4 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 8-4.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-4: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set		'0' = Bit is cleared	
bit 7		mer1 Gate Interrupt Flag bit	
	1 = Interrupt i		
h # C	0 = Interrupt i		
bit 6		onverter Interrupt Flag bit	
	1 = Interrupt i 0 = Interrupt i	is penaing is not pending	
bit 5		T Receive Interrupt Flag bit	
	1 = Interrupt i	s pending	
	0 = Interrupt i	s not pending	
bit 4	TXIF: USART	Transmit Interrupt Flag bit	
	1 = Interrupt i		
		s not pending	
bit 3	•	chronous Serial Port (MSSP) Interrupt Flag bit
	1 = Interrupt i		
h # 0	•	s not pending	
bit 2		P1 Interrupt Flag bit	
	1 = Interrupt i 0 = Interrupt i		
bit 1	-	er2 to PR2 Interrupt Flag bit	
	1 = Interrupt i	1 0	
		s not pending	
bit 0		er1 Overflow Interrupt Flag b	Dit
-	1 = Interrupt i		
		s not pending	

8.5.5 PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as shown in Register 8-5.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-5: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0
OSFIF	—	C1IF	EEIF	BCL1IF	—		—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	OSFIF: Oscillator Fail Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 6	Unimplemented: Read as '0'
bit 5	C1IF: Comparator C1 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	EEIF: EEPROM Write Completion Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	BCL1IF: MSSP Bus Collision Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2-0	Unimplemented: Read as '0'

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	159
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIE2	OSFIE	-	C1IE	EEIE	BCL1IE		—	—	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
PIR2	OSFIF	—	C1IF	EEIF	BCL1IF		_	_	87

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by interrupts.

9.0 POWER-DOWN MODE (SLEEP)

The Power-Down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. $\overline{\text{TO}}$ bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 oscillator is unaffected and peripherals that operate from it may continue operation in Sleep.
- 7. ADC is unaffected, if the dedicated FRC clock is selected.
- 8. Capacitive Sensing oscillator is unaffected.
- 9. I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- 10. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- Modules using Timer1 oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 17.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

9.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 7.10 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.


WAKE-UP USING INTERRUPTS 9.1.1

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction
 - SLEEP instruction will execute as a NOP
 - WDT and WDT prescaler will not be cleared
 - TO bit of the STATUS register will not be set
 - PD bit of the STATUS register will not be cleared

- · If the interrupt occurs during or after the execution of a **SLEEP** instruction
 - SLEEP instruction will be completely executed
 - Device will immediately wake-up from Sleep
 - WDT and WDT prescaler will be cleared
 - TO bit of the STATUS register will be set
 - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.



Note 1: XT, HS or LP Oscillator mode assumed.

CLKOUT is not available in XT, HS or LP Oscillator modes, but shown here for timing reference. 2:

TOST = 1024 TOSC (drawing not to scale). This delay applies only to XT, HS or LP Oscillator modes.

4: GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.

TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
IOCAF	—		IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	119
IOCAN	—	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	119
IOCAP	—		IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	119
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIE2	OSFIE		C1IE	EEIE	BCL1IE	—	—	—	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
PIR2	OSFIF	_	C1IF	EEIF	BCL1IF	—	—	—	87
STATUS	—		—	TO	PD	Z	DC	С	18
WDTCON	—	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	93

Legend: - = unimplemented, read as '0'. Shaded cells are not used in Power-Down mode.

3:


10.0 WATCHDOG TIMER

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- Independent clock source
- Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (typical)
- Multiple Reset conditions
- Operation during Sleep

FIGURE 10-1: WATCHDOG TIMER BLOCK DIAGRAM



10.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator.

10.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Word 1. See Table 10-1.

10.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Word 1 are set to '11', the WDT is always on.

WDT protection is active during Sleep.

10.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Word 1 are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

10.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Word 1 are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 10-1 for more details.

WDTE Config bits	SWDTEN	Device Mode	WDT Mode
WDT_ON (11)	Х	Х	Active
WDT_NSLEEP (10)	Х	Awake	Active
WDT_NSLEEP (10)	Х	Sleep	Disabled
WDT_SWDTEN (01)	1	Х	Active
WDT_SWDTEN (01)	0	х	Disabled
WDT_OFF (00)	Х	Х	Disabled

TABLE 10-1: WDT OPERATING MODES

10.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1ms to 256 seconds. After a Reset, the default time-out period is two seconds.

10.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- · Oscillator fail event
- WDT is disabled
- OST is running

See Table 10-2 for more information.

10.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. See **Section 3.0 "Memory Organization"** and The STATUS register (Register 3-1) for more information.

TABLE 10-2: WDT CLEARING CONDITIONS

Conditions	WDT	
WDTE<1:0> = 00		
WDTE<1:0> = 01 and SWDTEN = 0		
WDTE<1:0> = 10 and enter Sleep	Cleared	
CLRWDT Command	Cleared	
Oscillator Fail Detected		
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK		
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST	
Change INTOSC divider (IRCF bits)	Unaffected	

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0		
_	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN		
bit 7					•		bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
u = Bit is unc	hanged	x = Bit is unk	nown	-m/n = Value	at POR and BO	OR/Value at all	other Resets		
'1' = Bit is set	t	'0' = Bit is cle	ared						
bit 7-6	Unimpleme	nted: Read as '	0'						
bit 5-1	-	0>: Watchdog Ti		elect hits					
		Prescale Rate							
		:32 (Interval 1 m	is tvp)						
		:64 (Interval 2 m							
		128 (Interval 4							
		256 (Interval 8)							
		:512 (Interval 16 :1024 (Interval 3							
		:2048 (Interval 6							
		00110 = 1.2040 (interval 04 ms typ) 00111 = 1.4096 (interval 128 ms typ)							
		01000 = 1:8192 (Interval 256 ms typ)							
		01001 = 1:16384 (Interval 512 ms typ) 01010 = 1:32768 (Interval 1s typ)							
		:65536 (Interval		t value)					
	01100 = 1 :	:131072 (2 ¹⁷) (lı	nterval 4s typ)						
	01101 = 1	:262144 (2 ¹⁸) (lı	nterval 8s tvp)						
	01110 = 1:	:524288 (2 ¹⁹) (lı	nterval 16s typ)					
	01111 = 1	01110 = 1:524288 (2^{19}) (Interval 16s typ) 01111 = 1:1048576 (2^{20}) (Interval 32s typ) 10000 = 1:2097152 (2^{21}) (Interval 64s typ)							
	10000 = 1	$10000 = 12097152 (2^{-1})$ (interval 64s typ) $10001 = 1:4194304 (2^{22})$ (interval 128s typ)							
		:8388608 (2 ²³) (
	10011 = R	eserved. Result	s in minimum	interval (1:32)					
	•								
	•								
	•								
		eserved. Result							
bit 0		Software Enable	/Disable for W	atchdog Timer	bit				
	<u>If WDTE<1:</u> This bit is ig								
	If WDTE<1:								
	1 = WDT is								
	0 = WDT is								
	<u>If WDTE<1:</u> This bit is ig	0> = 1 <u>x</u> :							

REGISTER 10-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

NOTES:

11.0 DATA EEPROM AND FLASH PROGRAM MEMORY CONTROL

The Data EEPROM and Flash program memory are readable and writable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers (SFRs). There are six SFRs used to access these memories:

- EECON1
- EECON2
- EEDATL
- EEDATH
- EEADRL
- EEADRH

When interfacing the data memory block, EEDATL holds the 8-bit data for read/write, and EEADRL holds the address of the EEDATL location being accessed. This device has 256 bytes of data EEPROM with an address range from 0h to 0FFh.

When accessing the program memory block, the EEDATH:EEDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the EEADRL and EEADRH registers form a 2-byte word that holds the 15-bit address of the program memory location being read.

The EEPROM data memory allows byte read and write. An EEPROM byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

Depending on the setting of the Flash Program Memory Self Write Enable bits WRT<1:0> of the Configuration Word 2, the device may or may not be able to write certain blocks of the program memory. However, reads from the program memory are always allowed.

When the device is code-protected, the device programmer can no longer access data or program memory. When code-protected, the CPU may continue to read and write the data EEPROM memory and Flash program memory.

11.1 EEADRL and EEADRH Registers

The EEADRH:EEADRL register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 32K words of program memory.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADRL register. When selecting a EEPROM address value, only the LSB of the address is written to the EEADRL register.

11.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, any subsequent operations will operate on the EEPROM memory. When set, any subsequent operations will operate on the program memory. On Reset, EEPROM is selected by default.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

Interrupt flag bit EEIF of the PIR2 register is set when the write is complete. It must be cleared in the software.

Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence. To enable writes, a specific pattern must be written to EECON2.

11.2 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. Refer to **Section 31.0 "Electrical Specifications"**. If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

11.2.1 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADRL register, clear the EEPGD and CFGS control bits of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDATL register; therefore, it can be read in the next instruction. EEDATL will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 11-1: DATA EEPROM READ

BANKSEL	EEADRL		i
MOVLW	DATA_EE_	_ADDR	;
MOVWF	EEADRL		;Data Memory
			;Address to read
BCF	EECON1,	CFGS	;Deselect Config space
BCF	EECON1,	EEPGI);Point to DATA memory
BSF	EECON1,	RD	;EE Read
MOVF	EEDATL,	W	;W = EEDATL

Note: Data EEPROM can be read regardless of the setting of the CPD bit.

11.2.2 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADRL register and the data to the EEDATL register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

11.2.3 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- · Power Glitch
- Software Malfunction

11.2.4 DATA EEPROM OPERATION DURING CODE-PROTECT

Data memory can be code-protected by programming the CPD bit in the Configuration Word 1 (Register 4-1) to '0'.

When the data memory is code-protected, only the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from replacing your program with a program that will access the contents of the data EEPROM.

o write
write on space
vrite Nplete



	Q1 Q2 Q3 Q4
Flash ADDR	I I
Flash Data	INSTR (PC) INSTR (PC + 1) EEDATH,EEDATL INSTR (PC + 3) INSTR (PC + 4)
	INSTR(PC - 1) BSF EECON1,RD INSTR(PC + 1) Forced NOP INSTR(PC + 3) INSTR(PC + 4) executed here executed here executed here executed here executed here
RD bit	
EEDATH EEDATL Register	
EERHLT	

11.3 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum block size that can be erased by user software.

Flash program memory may only be written or erased if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of Configuration Word 2.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the EEDATH:EEDATL register pair.

Note:	If the user wants to modify only a portion
	of a previously programmed row, then the
	contents of the entire row must be read
	and saved in RAM prior to the erase.

The number of data write latches may not be equivalent to the number of row locations. During programming, user software may need to fill the set of write latches and initiate a programming operation multiple times in order to fully reprogram an erased row. For example, a device with a row size of 32 words and eight write latches will need to load the write latches with data and initiate a programming operation four times. See Table 11-1.

TABLE 11-1: FLASH MEMORY ORGANIZATION

Device	Erase Block (Row) Size/ Boundary	Number of Write Latches/ Boundary
PIC12LF1840T39A	32 words, EEADRL<4:0> = 00000	32 words, EEADRL<4:0> = 00000

11.3.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the Least and Most Significant address bits to the EEADRH:EEADRL register pair.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD control bit of the EECON1 register.
- 4. Then, set control bit RD of the EECON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATH:EEDATL register pair; therefore, it can be read as two bytes in the following instructions.

EEDATH:EEDATL register pair will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.
 - 2: Flash program memory can be read regardless of the setting of the CP bit.

EXAMPLE 11-3: FLASH PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG_ADDR_HI: PROG_ADDR_LO
   data will be returned in the variables;
*
   PROG_DATA_HI, PROG_DATA_LO
   BANKSEL EEADRL
                             ; Select Bank for EEPROM registers
   MOVLW PROG_ADDR_LO ;
          EEADRL ; Store LSB of address
PROG_ADDR_HI ;
   MOVWF
   MOVLW
   MOVWF EEADRH
                           ; Store MSB of address
            EECON1,CFGS ; Do not select Configuration Space
EECON1,EEPGD ; Select Program Memory
   BCF
   BSF
            INTCON, GIE
                             ; Disable interrupts
   BCF
   BSF
            EECON1,RD
                             ; Initiate read
   NOP
                             ; Executed (Figure 11-1)
   NOP
                             ; Ignored (Figure 11-1)
   BSF
            INTCON, GIE
                            ; Restore interrupts
   MOVF
            EEDATL,W
                           ; Get LSB of word
   MOVWF
            PROG_DATA_LO ; Store in user location
                           ; Get MSB of word
   MOVE
            EEDATH,W
   MOVWF
            PROG_DATA_HI
                           ; Store in user location
```

11.3.2 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the EEADRH:EEADRL register pair with the address of the new row to be erased.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD, FREE and WREN bits of the EECON1 register.
- 4. Write 55h, then AAh, to EECON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the EECON1 register to begin the erase operation.
- Poll the FREE bit in the EECON1 register to determine when the row erase has completed.

See Example 11-4.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

11.3.3 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the starting address of the word(s) to be programmed.
- 2. Load the write latches with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 11-2 (block writes to program memory with 32 write latches) for more details. The write latches are aligned to the address boundary defined by EEADRL as shown in Table 11-1. Write operations do not cross these boundaries. At the completion of a program memory write operation, the write latches are reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a block of program memory. These steps are divided into two parts. First, all write latches are loaded with data except for the last program memory location. Then, the last write latch is loaded and the programming sequence is initiated. A special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. This unlock sequence should not be interrupted.

- 1. Set the EEPGD and WREN bits of the EECON1 register.
- 2. Clear the CFGS bit of the EECON1 register.
- Set the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the EEADRH:EEADRL register pair with the address of the location to be written.
- 5. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The write latch is now loaded.
- 7. Increment the EEADRH:EEADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- 11. Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The entire latch block is now written to Flash program memory.


It is not necessary to load the entire write latch block with user program data. However, the entire write latch block will be written to program memory.

An example of the complete write sequence for 32 words is shown in Example 11-5. The initial address is loaded into the EEADRH:EEADRL register pair; the 32 words of data are loaded using indirect addressing.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the write operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the write takes place (i.e., the last word of the block write). This is not Sleep mode as the clocks and peripherals will

continue to run. The processor does not stall when LWLO = 1, loading the write latches. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.





EXAMPLE 11-4: ERASING ONE ROW OF PROGRAM MEMORY

; This row erase routine assumes the following:

; 1. A valid address within the erase block is loaded in ADDRH:ADDRL

; 2. ADDRH and ADDRL are located in shared data memory $0{\rm x}70$ - $0{\rm x}7F$

	BCF	INTCON, GIE	; Disable ints so required sequences will execute properly
	BANKSEL	EEADRL	
	MOVF	ADDRL,W	; Load lower 8 bits of erase address boundary
	MOVWF	EEADRL	
	MOVF	ADDRH,W	; Load upper 6 bits of erase address boundary
	MOVWF	EEADRH	
	BSF	EECON1,EEPGD	; Point to program memory
	BCF	EECON1,CFGS	; Not configuration space
	BSF	EECON1, FREE	; Specify an erase operation
	BSF	EECON1,WREN	; Enable writes
	MOVLW	55h	; Start of required sequence to initiate erase
	MOVWF	EECON2	; Write 55h
g g	MOVLW	0AAh	i
Required Sequence	MOVWF	EECON2	; Write AAh
edi	BSF	EECON1,WR	; Set WR bit to begin erase
ഹയ്	NOP		; Any instructions here are ignored as processor
			; halts to begin erase sequence
	NOP		; Processor will stop here and wait for erase complete.
			; after erase processor continues with 3rd instruction
	BCF	EECON1,WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY

EXA	MPI	LE 11-5:	WRITING TO FLA	ASH PROGRAM MEMORY				
; '	This	write rout	ine assumes the f	ollowing:				
;	1. Tł	ne 64 bytes	of data are load	ed, starting at the address in DATA_ADDR				
;	2. Each word of data to be written is made up of two adjacent bytes in DATA_ADDR,							
;	st	stored in little endian format						
;	3. A	A valid starting address (the least significant bits = 00000) is loaded in ADDRH:ADDRL						
;	4. AI	DDRH and AD	DRL are located i	n shared data memory 0x70 - 0x7F				
;								
		BCF	INTCON, GIE	; Disable ints so required sequences will execute properly				
		BANKSEL	EEADRH	; Bank 3				
		MOVF	ADDRH,W	; Load initial address				
		MOVWF	EEADRH	;				
		MOVF	ADDRL,W	;				
		MOVWF	EEADRL	;				
		MOVLW	—	; Load initial data address				
		MOVWF						
		MOVLW	_	; Load initial data address				
		MOVWF		<i>i</i>				
		BSF		; Point to program memory				
		BCF		; Not configuration space				
		BSF		; Enable writes				
LO	٦P	BSF	EECON1,LWLO	; Only Load Write Latches				
ЦО	51	MOVIW	FSR0++	; Load first data byte into lower				
		MOVWF	EEDATL	;				
		MOVIW		; Load second data byte into upper				
		MOVWF		;				
		MOVF	EEADRL,W	; Check if lower bits of address are '00000'				
		XORLW	0x1F	; Check if we're on the last of 32 addresses				
		ANDLW	0x1F	;				
		BTFSC	STATUS, Z	; Exit if last of 32 words,				
		GOTO	START_WRITE	;				
ſ			5.51					
		MOVLW		; Start of required write sequence:				
		MOVWF MOVLW		; Write 55h ;				
	ed Dce	MOVEW		' ; Write AAh				
	uei nei	BSF		; Set WR bit to begin write				
	Required Sequence	NOP		; Any instructions here are ignored as processor				
	ш ()	1101		; halts to begin write sequence				
		NOP		; Processor will stop here and wait for write to complete.				
				; After write processor continues with 3rd instruction.				
		INCF	EEADRL, F	; Still loading latches Increment address				
		GOTO		; Write next latches				
ST	ART_V	VRITE						
		BCF		; No more loading latches - Actually start Flash program				
				; memory write				
Ī			551					
		MOVLW		; Start of required write sequence:				
	- U	MOVWF		; Write 55h .				
	irec 3nci	MOVLW MOVWF		; ; Write AAh				
	aue aue	BSF		; Set WR bit to begin write				
	Required Sequence	NOP		; Any instructions here are ignored as processor				
				; halts to begin write sequence				
		NOP		; Processor will stop here and wait for write complete.				
Į								
				; after write processor continues with 3rd instruction				
		BCF		; Disable writes				
		BSF	INTCON,GIE	; Enable interrupts				

11.4 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.
- 8. Repeat steps 6 and 7 as many times as required to reprogram the erased row.

11.5 User ID, Device ID and Configuration Word Access

Instead of accessing program memory or EEPROM data memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the EECON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 11-2.

When read access is initiated on an address outside the parameters listed in Table 11-2, the EEDATH:EEDATL register pair is cleared.

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

TABLE 11-2: USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)

EXAMPLE 11-3: CONFIGURATION WORD AND DEVICE ID ACCESS

* This code block will read 1 word of program memory at the memory address:

- * PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables;
- * PROG_DATA_HI, PROG_DATA_LO

BANKSEL	EEADRL	;	Select correct Bank
MOVLW	PROG_ADDR_LO	;	
MOVWF	EEADRL	;	Store LSB of address
CLRF	EEADRH	;	Clear MSB of address
BSF	EECON1,CFGS	;	Select Configuration Space
BCF	INTCON,GIE	;	Disable interrupts
BSF	EECON1,RD	;	Initiate read
NOP		;	Executed (See Figure 11-1)
NOP		;	Ignored (See Figure 11-1)
BSF	INTCON,GIE	;	Restore interrupts
MOVF	EEDATL,W	;	Get LSB of word
MOVWF	PROG_DATA_LO	;	Store in user location
MOVF	EEDATH,W	;	Get MSB of word
MOVWF	PROG_DATA_HI	;	Store in user location

11.6 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM or program memory should be verified (see Example 11-6) to the desired value to be written. Example 11-6 shows how to verify a write to EEPROM.

EXAMPLE 11-6: EEPROM WRITE VERIFY

BANKSEI	L EEDATL		;
MOVF	EEDATL, W	٧	;EEDATL not changed
			;from previous write
BSF	EECON1, F	RD	;YES, Read the
			;value written
XORWF	EEDATL, W	٧	;
BTFSS	STATUS, Z	Ζ	;Is data the same
GOTO	WRITE_ERF	ર	;No, handle error
:			;Yes, continue

REGISTER 11-1: EEDATL: EEPROM DATA REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			EEDA	AT<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit	t	W = Writable bit	ritable bit U = Unimplemented bit, read as '0'				
u = Bit is unchan	iged	x = Bit is unknow	n	-n/n = Value at POR and BOR/Value at all other Reset			
'1' = Bit is set		'0' = Bit is cleared	b				

bit 7-0

EEDAT<7:0>: Read/write value for EEPROM data byte or Least Significant bits of program memory

REGISTER 11-2: EEDATH: EEPROM DATA HIGH-BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
—	—		EEDAT<13:8>						
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 EEDAT<13:8>: Read/write value for Most Significant bits of program memory

REGISTER 11-3: EEADRL: EEPROM ADDRESS REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			EEAD	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as	'0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets						esets	

bit 7-0 EEADR<7:0>: Specifies the Least Significant bits for program memory address or EEPROM address

REGISTER 11-4: EEADRH: EEPROM ADDRESS HIGH-BYTE REGISTER

'0' = Bit is cleared

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
_		EEADR<14:8>							
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 EEADR<14:8>: Specifies the Most Significant bits for program memory address or EEPROM address

'1' = Bit is set

R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0			
EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD			
bit 7							bit (
Legend:										
R = Readable		W = Writable			nented bit, rea		11. D 1			
S = Bit can on	ly be set	x = Bit is unk				OR/Value at all o	ther Resets			
'1' = Bit is set		'0' = Bit is cle	eared	HC = Bit is cl	eared by hardw	vare				
bit 7	EEPGD: Flas	sh Program/Da	ita EEPROM M	emory Select	bit					
	1 = Accesse	•	ce Flash memo	-						
bit 6	CFGS: Flash	Program/Data	a EEPROM or (Configuration S	Select bit					
			n, User ID and							
	0 = Accesse	s Flash progra	m or data EEP	ROM memory						
bit 5		Write Latches	-							
			space) OR CF							
			nmand does n	ot initiate a w	rite; only the p	program memor	ry latches are			
		ated. next WR com	mand writes a v	alue from FF	DATH:FEDATI	into program m	emorv latche			
			e of all the data				,			
	If CFGS = 0 a	and EEPGD =	0: (Accessing of	data EEPROM)					
			WR command			EPROM.				
bit 4	FREE: Progr	am Flash Eras	e Enable bit							
	<u>If CFGS = 1 (</u>	(Configuration	space) OR CF	GS = 0 and EE	<u>EPGD = 1 (pro</u>	<u>gram Flash)</u> :				
			e operation on t	he next WR co	ommand (clear	ed by hardware	after comple			
		of erase).	noration on the	novt M/D com	mand					
	0 - Pen	onns a white o	peration on the		imanu					
			: 0: (Accessing							
	•			will initiate bot	h a erase cycle	e and a write cyo	cle.			
bit 3		PROM Error F	•							
	1 = Condition indicates an improper program or erase sequence attempt or termination (bit is set automatically on any set attempt (write '1') of the WR bit)									
	0 = The program or erase operation completed normally									
bit 2	WREN: Prog	ram/Erase Ena	able bit							
	1 = Allows p	rogram/erase o	cycles							
	0 = Inhibits p	programming/e	rasing of progra	am Flash and	data EEPRON	I				
bit 1	WR: Write Co									
	The ope	ration is self-tir		is cleared by	hardware once	on. e operation is co	mplete.			
		•	e set (not cleare on to the Flash	,		e and inactive				
bit 0	-	-								
	RD: Read Control bit									
	1 = Initiates a program Flash or data EEPROM read. Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software.									
						one cycle. RD	is cleared i			

REGISTER 11-5: EECON1: EEPROM CONTROL 1 REGISTER

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	
			EEPROM Co	ntrol Register 2				
bit 7							bit 0	
Legend:								
R = Readable b	oit	W = Writable	bit	U = Unimplen				
S = Bit can only	y be set	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Rese				
'1' = Bit is set		'0' = Bit is clea	ared					

REGISTER 11-6: EECON2: EEPROM CONTROL 2 REGISTER

bit 7-0 Data EEPROM Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the EECON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes. Refer to **Section 11.2.2** "Writing to the Data EEPROM Memory" for more information.

TABLE 11-3: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	107
EECON2	EEPROM Control Register 2 (not a physical register)								108*
EEADRL		EEADRL<7:0>							106
EEADRH	_	EEADRH<6:0							106
EEDATL	EEDATL<7:0>								106
EEDATH	_	_	EEDATH<5:0>						106
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE2	OSFIE	_	C1IE	EEIE	BCL1IE	—	—	—	85
PIR2	OSFIF		C1IF	EEIF	BCL1IF	_	_	_	87

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by data EEPROM module.

* Page provides register information.

12.0 I/O PORTS

In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

The port has three registers for its operation. These registers are:

- TRISA register (data direction register)
- PORTA register (reads the levels on the pins of the device)
- LATA register (output latch)

PORTA has the following additional registers. They are:


- ANSELA (analog select)
- WPUA (weak pull-up)

The Data Latch (LATA register) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATA register has the same affect as a write to the corresponding PORTA register. A read of the LATA register reads of the values held in the I/O port latches, while a read of the PORTA register reads the actual I/O pin value.

The port has analog functions and has an ANSELA register which can disable the digital input and save power. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 12-1.

FIGURE 12-1: GENERIC I/O PORT OPERATION



12.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 12-1. For this device family, the following functions can be moved between different pins.

- RX/DT
- TX/CK
- SDO
- SS (Slave Select)
- T1G
- P1B
- CCP1/P1A

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
RXDTSEL	SDOSEL	SSSEL	_	T1GSEL	TXCKSEL	P1BSEL	CCP1SEL
bit 7							bit (
Legend:							
R = Readable b	bit	W = Writable bit		U = Unimpleme	ented bit, read as	ʻ0'	
u = Bit is uncha	nged	x = Bit is unknov	vn	-n/n = Value at	POR and BOR/Va	alue at all other	Resets
'1' = Bit is set	-	'0' = Bit is cleare	ed				
bit 7	0 = RX/DT fi	n Selection bit unction is on RA1					
		unction is on RA5					
bit 6	SDOSEL: Pin	Selection bit					
		nction is on RA0					
		nction is on RA4					
bit 5	SSSEL: Pin Se						
		tion is on RA3 tion is on RA0					
bit 4		ed: Read as '0'					
bit 3	T1GSEL: Pin S	Selection bit					
		ction is on RA4					
		ction is on RA3					
bit 2	TXCKSEL: Pir						
		unction is on RA0 unction is on RA4					
bit 1	P1BSEL: Pin S	Selection bit					
	0 = P1B function is on RA0						
		ction is on RA4					
bit 0	CCP1SEL: Pir						
		1A function is on F 1A function is on F					

REGISTER 12-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

12.2 PORTA Registers

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input only and its TRIS bit will always read as '1'. Example 12-1 shows how to initialize PORTA.

Reading the PORTA register (Register 12-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The TRISA register (Register 12-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

12.2.1 ANSELA REGISTER

The ANSELA register (Register 12-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELA register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

EXAMPLE 12-1: INITIALIZING PORTA

BANKSEL	PORTA	;
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	;digital I/O
BANKSEL	TRISA	;
MOVLW	B'00111000'	;Set RA<5:3> as inputs
MOVWF	TRISA	;and set RA<2:0> as
		;outputs

12.2.2 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input functions, such as ADC, comparator and CapSense inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

<u>RA0</u>

- 1. ICSPDAT
- 2. ICDDAT
- 3. DACOUT (DAC)
- 4. MDOUT
- 5. TX/CK (EUSART)
- 6. SDO
- 7. P1B

RA1

- 1. ICSPCLK
- 2. ICDCLK
- 3. SCL
- 4. RX/DT (EUSART)
- 5. SCK

<u>RA2</u>

- 1. SRQ
- 2. C1OUT (Comparator)
- 3. SDA
- 4. CCP1/P1A

<u>RA3</u>

No output priorities. Input only pin.

RA4

- 1. OSC2
- 2. CLKOUT
- 3. T10SO
- 4. CLKR
- 5. TX/CK
- 6. SDO
- 7. P1B

RA5

1. OSC1

- 2. T1OSI (Timer1 Oscillator)
- 3. SRNQ
- 4. RX/DT
- 5. CCP1/P1A

U-0	U-0	R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x	
_	_	RA5	RA4	RA3	RA2	RA1	RA0	
bit 7				•			bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unchanged		x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all o	ther Resets	
'1' = Bit is set '0' = Bit is cleared		ared						
bit 7-6	Unimplemer	ted: Read as '	0					

REGISTER 12-2: PORTA: PORTA REGISTER

RA<5:0>: PORTA I/O Value bits ⁽¹⁾
1 = Port pin is <u>></u> Vін
0 = Port pin is <u><</u> VIL

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0
bit 5-4	TRISA<5:4>: PORTA Tri-State Control bits 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	TRISA3: RA3 Port Tri-State Control bit This bit is always '1' as RA3 is an input only
bit 2-0	TRISA<2:0>: PORTA Tri-State Control bits 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
—	—	LATA5	LATA4	—	LATA2	LATA1	LATA0
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkn	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 12-4: LATA: PORTA DATA LATCH REGISTER

bit 7-6	Unimplemented: Read as '0
bit 5-4	LATA<5:4>: RA<5:4> Output Latch Value bits ⁽¹⁾
bit 3	Unimplemented: Read as '0
bit 2-0	LATA<2:0>: RA<2:0> Output Latch Value bits ⁽¹⁾

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	 ANSA4: Analog Select between Analog or Digital Function on pins RA4, respectively 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.
bit 3	Unimplemented: Read as '0'
bit 2-0	 ANSA<2:0>: Analog Select between Analog or Digital Function on pins RA<2:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.
Note 1:	When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
—	—	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0		
bit 7	•						bit 0		
Legend:									
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						

REGISTER 12-6: WPUA: WEAK PULL-UP PORTA REGISTER

bit 7-6 Unimplemented: Read as '0' bit 5-0 WPUA<5:0>: Weak Pull-up Register bits 1 = Pull-up enabled

0 =Pull-up disabled

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—			ANSA4		ANSA2	ANSA1	ANSA0	114
APFCON	RXDTSEL	SDOSEL	SSSEL		T1GSEL	TXCKSEL	P1BSEL	CCP1SEL	110
LATA	—	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	114
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		159
PORTA	—	_	RA5	RA4	RA3	RA2	RA1	RA0	113
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113
WPUA	_		WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	115

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

TABLE 12-2: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8	_	—	FCMEN	IESO	CLKOUTEN	BORE	N<1:0>	CPD	40
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>	FOSC<2:0>			42

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

NOTES:

13.0 INTERRUPT-ON-CHANGE

The PORTA pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual PORTA pin, or combination of PORTA pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 13-1 is a block diagram of the IOC module.

13.1 Enabling the Module

To allow individual PORTA pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

13.2 Individual Pin Configuration

For each PORTA pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated IOCAPx bit of the IOCAP register is set. To enable a pin to detect a falling edge, the associated IOCANx bit of the IOCAN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both the IOCAPx bit and the IOCANx bit of the IOCAP and IOCAN registers, respectively.

13.3 Interrupt Flags

The IOCAFx bits located in the IOCAF register are status flags that correspond to the interrupt-on-change pins of PORTA. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAFx bits.

13.4 Clearing Interrupt Flags

The individual status flags, (IOCAFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

EXAMPLE 13-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)


MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F

13.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCAF register will be updated prior to the first instruction executed out of Sleep.

FIGURE 13-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM



REGISTER 13-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0
bit 7							bit 0
Legend:							

Legenu.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-0

bit 5-0

bit 5-0

IOCAP<5:0>: Interrupt-on-Change PORTA Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 13-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

IOCAN<5:0>: Interrupt-on-Change PORTA Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 13-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
bit 7			•				bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

'0'
•

- IOCAF<5:0>: Interrupt-on-Change PORTA Flag bits
 - 1 = An enabled change was detected on the associated pin.
 - Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.
 - 0 = No change was detected, or the user cleared the detected change.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—		—	ANSA4		ANSA2	ANSA1	ANSA0	114
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	119
IOCAN	_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	119
IOCAP		_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	119
TRISA			TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113

TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

14.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · ADC positive reference
- · Comparator positive input
- Digital-to-Analog Converter (DAC)
- Capacitive Sensing (CPS) module

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

14.1 Independent Gain Amplifiers


The output of the FVR supplied to the ADC, comparators, DAC and CPS module is routed through two independent programmable gain amplifiers. Each amplifier can be configured to amplify the reference voltage by 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 16.0** "**Analog-to-Digital Converter** (**ADC**) **Module**" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the comparators, DAC, and CPS module. Reference Section 17.0 "Digital-to-Analog Converter (DAC) Module", Section 19.0 "Comparator Module" and Section 17.0 "Digital-to-Analog Converter (DAC) Module" for additional information.

14.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See **Section 31.0** "**Electrical Specifications**" for the minimum delay requirement.



© 2012 Microchip Technology Inc.

R/W-0/	′0 R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
FVRE	N FVRRDY ⁽¹⁾	TSEN	TSRNG	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	
bit 7				•			bit 0	
Legend:								
R = Reada	able bit	W = Writable	bit		mented bit, read			
u = Bit is ι	unchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all c	other Resets	
'1' = Bit is	set	'0' = Bit is clea	ared	q = Value dep	pends on conditi	ion		
bit 7 FVREN: Fixed Voltage Reference Enable bit 0 = Fixed Voltage Reference is disabled 1 = Fixed Voltage Reference is enabled								
bit 6	FVRRDY: Fixed Voltage Reference Ready Flag bit 0 = Fixed Voltage Reference output is not ready or not enabled 1 = Fixed Voltage Reference output is ready for use							
bit 5	0 = Tempera	erature Indicato ture Indicator is ture Indicator is	s disabled					
bit 4								
bit 3-2	00 = Compara 01 = Compara 10 = Compara	CDAFVR<1:0>: Comparator and DAC Fixed Voltage Reference Selection bits 00 = Comparator, DAC and CPS module Fixed Voltage Reference Peripheral output is off 01 = Comparator, DAC and CPS module Fixed Voltage Reference Peripheral output is 1x (1.024V) 10 = Comparator, DAC and CPS module Fixed Voltage Reference Peripheral output is 2x (2.048V) ⁽¹⁾ 11 = Reserved						
bit 1-0	00 = ADC Fix 01 = ADC Fix 10 = ADC Fix	ADFVR<1:0>: ADC Fixed Voltage Reference Selection bits 00 = ADC Fixed Voltage Reference Peripheral output is off 01 = ADC Fixed Voltage Reference Peripheral output is 1x (1.024V) 10 = ADC Fixed Voltage Reference Peripheral output is 2x (2.048V) ⁽¹⁾ 11 = Reserved						
Note 1:	te 1: Fixed Voltage Reference output cannot exceed VDD.							

REGISTER 14-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

TABLE 14-1 :	SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE
---------------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	122

Legend: Shaded cells are unused by the Fixed Voltage Reference module.

15.0 TEMPERATURE INDICATOR MODULE

This device is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, *"Use and Calibration of the Internal Temperature Indicator"* (DS01333) for more details regarding the calibration process.

15.1 Circuit Operation

Figure 15-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 15-1 describes the output characteristics of the temperature indicator.

EQUATION 15-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT


The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **Section 14.0 "Fixed Voltage Reference (FVR)**" for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for lowvoltage operation.

FIGURE 15-1: TEMPERATURE CIRCUIT DIAGRAM



15.2 Minimum Operating VDD vs. Minimum Sensing Temperature

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 15-1 shows the recommended minimum VDD vs.range setting.

TABLE 15-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

15.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. Channel 29 is reserved for the temperature circuit output. Refer to **Section 16.0 "Analog-to-Digital Converter (ADC) Module"** for detailed information.

15.3.1 ACQUISITION TIME

The user must wait at least 200 μ sec when the ADC input multiplexer is switched to the temperature indicator output. This wait time is also required between sequential conversions of the temperature indicator output voltage.

NOTES:

16.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 16-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.




FIGURE 16-1: ADC BLOCK DIAGRAM

© 2012 Microchip Technology Inc.

16.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- · ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- · Result formatting

16.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 12.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined						
	as a digital input may cause the input						
	buffer to conduct excess current.						

16.1.2 CHANNEL SELECTION

There are seven channel selections available:

- AN<3:0> pins
- · Temperature Indicator
- DAC Output
- FVR (Fixed Voltage Reference) Output

Refer to Section 17.0 "Digital-to-Analog Converter (DAC) Module", Section 14.0 "Fixed Voltage Reference (FVR)" and Section 15.0 "Temperature Indicator Module" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 16.2 "ADC Operation"** for more information.

16.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- Vdd
- FVR 2.048V

See **Section 14.0** "Fixed Voltage Reference (FVR)" for more details on the Fixed Voltage Reference.

16.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 16-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 31.0 "Electrical Specifications"** for more information. Table 16-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

TABLE 16-1:	ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES
-------------	---

ADC Clock Period (TAD)		Device Frequency (Fosc)						
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz	
Fosc/2	000	62.5ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs	
Fosc/4	100	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs	
Fosc/8	001	0.5 μs ⁽²⁾	400 ns ⁽²⁾	0.5 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾	
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽³⁾	
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾	
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs ⁽³⁾	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾	
FRC	x11	1.0-6.0 μs ^(1,4)						

Legend: Shaded cells are outside of recommended range.


Note 1: The FRC source has a typical TAD time of 1.6 μ s for VDD.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.





16.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1: 7	The ADIF bit is set at the completion of
	every conversion, regardless of whether or not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.


This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

16.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 16-3 shows the two output formats.

FIGURE 16-3: 10-BIT A/D CONVERSION RESULT FORMAT



16.2 ADC Operation

16.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the					
	same instruction that turns on the ADC.					
	Refer to Section 16.2.6 "A/D Conver-					
	sion Procedure".					

16.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

16.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

16.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

16.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger of the CCPx/ECCPX module allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

TABLE 16-2: SPECIAL EVENT TRIGGER

Device	ECCP1
PIC12LF1840T39A	ECCP1

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to **Section 24.0** "Capture/Compare/PWM **Modules**" for more information.

16.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (Refer to the TRIS register)
 - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - Configure voltage reference
 - Select ADC input channel
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - · Enable ADC interrupt
 - Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time⁽²⁾.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 16.3 "A/D Acquisition Requirements".

EXAMPLE 16-1: A/D CONVERSION

;This code block configures the ADC ; for polling, Vdd and Vss references, Frc ;clock and ANO input. ;Conversion start & polling for completion ; are included. BANKSEL ADCON1 ; B'11110000' ;Right justify, Frc MOVLW ;clock MOVWF ADCON1 ;Vdd and Vss Vref BANKSEL TRISA ; BSF TRISA,0 ;Set RA0 to input BANKSEL ANSEL ; BSF ANSEL,0 ;Set RA0 to analog BANKSEL ADCON0 B'00000001' ;Select channel ANO MOVLW MOVWE ;Turn ADC On ADCON0 SampleTime ; Acquisiton delay CALL ADCON0, ADGO ; Start conversion BSF BTFSC ADCON0, ADGO ; Is conversion done? GOTO \$-1 ;No, test again BANKSEL ADRESH ; ADRESH,W ;Read upper 2 bits MOVF MOVWF RESULTHI ;store in GPR space BANKSEL ADRESL ; ADRESL,W MOVF ;Read lower 8 bits MOVWF RESULTIO ;Store in GPR space

16.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

REGISTER 16-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0

Logondi							
Legend:							
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is	unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is	set	'0' = Bit is cleared					
bit 7	Unimplem	ented: Read as '0'					
bit 6-2	CHS<4:0>:	Analog Channel Select bits					
	00000 = Al	N0					
	00001 = A	N1					
	00010 = AI						
	00011 = AI		4 - J				
	00100 = R	eserved. No channel connec	tea.				
	•						
	•						
	11100 = R	eserved. No channel connec	ted.				
		emperature Indicator ⁽³⁾ .					
		AC output ⁽¹⁾					
		/R (Fixed Voltage Reference	e) Buffer 1 Output ⁽²⁾				
bit 1 GO/DONE: A/D Conversion Status bit							
			etting this bit starts an A/D conversion cycle.				
This bit is automatically cleared by hardware when the A/D conversion has completed.							
0 = A/D conversion completed/not in progress							
bit 0 ADON: ADC Enable bit 1 = ADC is enabled							
		disabled and consumes no					
Note 1:		•	erter (DAC) Module" for more information.				
2:	See Section 14	.0 "Fixed Voltage Reference	e (FVR)" for more information.				
3:	3: See Section 15.0 "Temperature Indicator Module" for more information.						

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0			
ADFM		ADCS<2:0>		— — ADPREF<1:0>						
bit 7	·			•			bit (
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'				
u = Bit is unchanged x = Bit is un			nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is cle	' = Bit is cleared							
bit 6-4	loaded. 0 = Left just loaded.	tified. Six Least	Significant bi	ts of ADRESL a						
	000 = Fosc/ 001 = Fosc/ 010 = Fosc/ 011 = FRc (c 100 = Fosc/ 101 = Fosc/ 110 = Fosc/	2 8 32 clock supplied fr 4 16	rom a dedicate	ed RC oscillator						
bit 3-2	Unimpleme	nted: Read as '	0'							
bit 1-0	00 = VREF is 01 = Reserv	s connected to e	/DD external VREF	pin ⁽¹⁾						

minimum voltage specification exists. See Section 31.0 "Electrical Specifications" for details.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
			ADRE	S<9:2>					
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'					
u = Bit is unch	anged	x = Bit is unkn	own	own -n/n = Value at POR and BOR/Value at all of					
'1' = Bit is set		'0' = Bit is clea	ared						

REGISTER 16-3: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result

REGISTER 16-4: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<1:0>		—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

 bit 7-6
 ADRES<1:0>: ADC Result Register bits Lower two bits of 10-bit conversion result

 bit 5-0
 Reserved: Do not use.

© 2012 Microchip Technology Inc.

REGISTER 16-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
—	—	—	_	—		ADRE	S<9:8>			
bit 7 bit 0										
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
u = Bit is unch	u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set		'0' = Bit is clea	ared							

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper two bits of 10-bit conversion result

REGISTER 16-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
ADRES<7:0>										
bit 7 k										

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result

16.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 16-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 16-4. The maximum recommended impedance for analog sources is 10 k Ω . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 16-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega 5.0V$ VDD
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED} \\V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) \quad ;combining [1] and [2]$$

Note: Where n = number of bits of the ADC.

Solving for TC:

ł

$$Tc = -CHOLD(RIC + RSS + RS) ln(1/511)$$

= -10pF(1k\Omega + 7k\Omega + 10k\Omega) ln(0.001957)
= 1.12\mus

Therefore:

$$TACQ = 2\mu s + 1.12\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$


= 4.42\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.


- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.

© 2012 Microchip Technology Inc.

FIGURE 16-4: ANALOG INPUT MODEL







	1	-			i	-		1			
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
ADCON0	—	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	131		
ADCON1	ADFM	ADCS2	ADCS1	ADCS0	—	—	ADPREF1	ADPREF0	132		
ADRESH	A/D Result I	/D Result Register High									
ADRESL	A/D Result I	A/D Result Register Low									
ANSELA	—	_	—	ANSA4	—	ANSA2	ANSA1	ANSA0	114		
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	205		
DACCON0	DACEN	DACLPS	DACOE	-	DACPSS1	DACPSS0	-	DACNSS	142		
DACCON1	—	_	_	DACR4	DACR3	DACR2	DACR1	DACR0	142		
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	122		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCE	TMR0IF	INTF	IOCF	83		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86		
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113		

TABLE 16-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: — = unimplemented read as '0'. Shaded cells are not used for ADC module.

NOTES:

17.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACOUT pin
- Capacitive Sensing (CPS) module

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACCON0 register.

EQUATION 17-1: DAC OUTPUT VOLTAGE

$\frac{IF \, DACEN = 1}{Vout} = \left((VSOURCE+ - VSOURCE-) \times \frac{DACR[4:0]}{2^5} \right) + VSOURCE \frac{IF \, DACEN = 0 \& DACLPS = 1 \& DACR[4:0] = 11111}{Vout} = VSOURCE +$ $\frac{IF \, DACEN = 0 \& DACLPS = 0 \& DACR[4:0] = 00000}{VSOURCE}$

VOUT = VSOURCE -

VSOURCE+ = VDD, VREF, or FVR BUFFER 2

VSOURCE - = VSS

17.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in Section 31.0 "Electrical Specifications".

17.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACCON1 register.

The DAC output voltage is determined by the following equations:

17.3 DAC Voltage Reference Output

The DAC can be output to the DACOUT pin by setting the DACOE bit of the DACCON0 register to '1'. Selecting the DAC reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to DACOUT. Figure 17-2 shows an example buffering technique.

FIGURE 17-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM





FIGURE 17-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



17.4 Low-Power Voltage State

In order for the DAC module to consume the least amount of power, one of the two voltage reference input sources to the resistor ladder must be disconnected. Either the positive voltage source, (VSOURCE+), or the negative voltage source, (VSOURCE-) can be disabled.

The negative voltage source is disabled by setting the DACLPS bit in the DACCON0 register. Clearing the DACLPS bit in the DACCON0 register disables the positive voltage source.

17.4.1 OUTPUT CLAMPED TO POSITIVE VOLTAGE SOURCE

The DAC output voltage can be set to VSOURCE+ with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the DACCON0 register.
- Setting the DACLPS bit in the DACCON0 register.
- Configuring the DACPSS bits to the proper positive source.
- Configuring the DACR<4:0> bits to '11111' in the DACCON1 register.

This is also the method used to output the voltage level from the FVR to an output pin. See **Section 17.5 "Operation During Sleep**" for more information.

Reference Figure 17-3 for output clamping examples.

17.4.2 OUTPUT CLAMPED TO NEGATIVE VOLTAGE SOURCE


The DAC output voltage can be set to VSOURCE- with the least amount of power consumption by performing the following:

- · Clearing the DACEN bit in the DACCON0 register.
- Clearing the DACLPS bit in the DACCON0 register.
- Configuring the DACR<4:0> bits to '00000' in the DACCON1 register.

This allows the comparator to detect a zero-crossing while not consuming additional current through the DAC module.

Reference Figure 17-3 for output clamping examples.

FIGURE 17-3: OUTPUT VOLTAGE CLAMPING EXAMPLES



17.5 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

17.6 Effects of a Reset

A device Reset affects the following:

- DAC is disabled.
- DAC output voltage is removed from the DACOUT pin.
- The DACR<4:0> range select bits are cleared.

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
DACEN	DACLPS	DACOE	—	DACP	SS<1:0>	—	DACNSS
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		II = I Inimpleme	ented bit, read as	ʻ∩'	
u = Bit is uncha		x = Bit is unknown		•	POR and BOR/Va		Resets
'1' = Bit is set	angeu	'0' = Bit is cleare					1103013
2.1.0 000							
bit 7	DACEN: DAC 1 = DAC is ei 0 = DAC is di	nabled					
bit 6	1 = DAC Pos	C Low-Power Volta itive reference sou pative reference so	irce selected				
bit 5	1 = DAC volta	Voltage Output El age level is also al age level is discon	n output on th				
bit 4	Unimplement	ed: Read as '0'					
bit 3-2	DACPSS<1:0: 00 = VDD 01 = VREF pi 10 = FVR Bu 11 = Reserve	Iffer2 output	ource Select	bits			
bit 1	Unimplement	ed: Read as '0'					
bit 0	DACNSS: DAU 1 = VREF- 0 = VSS	C Negative Source	e Select bits				

REGISTER 17-1: DACCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

REGISTER 17-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			DACR<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

TABLE 17-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	122
DACCON0	DACEN	DACLPS	DACOE	_	DACPSS1	DACPSS0	_	DACNSS	142
DACCON1	—	_	_	DACR4	DACR3	DACR2	DACR1	DACR0	142

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the DAC module.

18.0 SR LATCH

The module consists of a single SR latch with multiple Set and Reset inputs as well as separate latch outputs. The SR latch module includes the following features:

- · Programmable input selection
- SR latch output is available externally
- Separate Q and \overline{Q} outputs
- · Firmware Set and Reset

The SR latch can be used in a variety of analog applications, including oscillator circuits, one-shot circuit, hysteretic controllers, and analog timing applications.

18.1 Latch Operation

The latch is a Set-Reset latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be set or reset by:

- Software control (SRPS and SRPR bits)
- Comparator C1 output (SYNCC1OUT)
- SRI pin
- Programmable clock (SRCLK)

The SRPS and the SRPR bits of the SRCON0 register may be used to set or reset the SR latch, respectively. The latch is Reset-dominant. Therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

The output from Comparator C1 can be used as the Set or Reset inputs of the SR latch. The output of the comparator can be synchronized to the Timer1 clock source. See Section 19.0 "Comparator Module" and Section 21.0 "Timer1 Module with Gate Control" for more information.

An external source on the SRI pin can be used as the Set or Reset inputs of the SR latch.

An internal clock source is available that can periodically set or reset the SR latch. The SRCLK<2:0> bits in the SRCON0 register are used to select the clock source period. The SRSCKE and SRRCKE bits of the SRCON1 register enable the clock source to set or reset the SR latch, respectively.

Note: Enabling both the Set and Reset inputs from any one source at the same time may result in indeterminate operation, as the Reset dominance cannot be assured.

18.2 Latch Output

The SRQEN and SRNQEN bits of the SRCON0 register control the Q and \overline{Q} latch outputs. Both of the SR latch outputs may be directly output to an I/O pin at the same time.

The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.

18.3 Effects of a Reset

Upon any device Reset, the SR latch output is not initialized to a known state. The user's firmware is responsible for initializing the latch output before enabling the output pins.




FIGURE 18-1: SR LATCH SIMPLIFIED BLOCK DIAGRAM

SRCLK	Divider	Fosc = 32 MHz	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 4 MHz	Fosc = 1 MHz
111	512	62.5 kHz	39.0 kHz	31.3 kHz	7.81 kHz	1.95 kHz
110	256	125 kHz	78.1 kHz	62.5 kHz	15.6 kHz	3.90 kHz
101	128	250 kHz	156 kHz	125 kHz	31.25 kHz	7.81 kHz
100	64	500 kHz	313 kHz	250 kHz	62.5 kHz	15.6 kHz
011	32	1 MHz	625 kHz	500 kHz	125 kHz	31.3 kHz
010	16	2 MHz	1.25 MHz	1 MHz	250 kHz	62.5 kHz
001	8	4 MHz	2.5 MHz	2 MHz	500 kHz	125 kHz
000	4	8 MHz	5 MHz	4 MHz	1 MHz	250 kHz

TABLE 18-1: SRCLK FREQUENCY TABLE

REGISTER 18-1: SRCON0: SR LATCH CONTROL 0 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/S-0/0	R/S-0/0
SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	S = Bit is set only

bit 7	SRLEN: SR Latch Enable bit 1 = SR latch is enabled 0 = SR latch is disabled
bit 6-4	SRCLK<2:0>: SR Latch Clock Divider bits 000 = Generates a 1 Fosc wide pulse every 4th Fosc cycle clock 001 = Generates a 1 Fosc wide pulse every 8th Fosc cycle clock 010 = Generates a 1 Fosc wide pulse every 16th Fosc cycle clock 011 = Generates a 1 Fosc wide pulse every 32nd Fosc cycle clock 100 = Generates a 1 Fosc wide pulse every 64th Fosc cycle clock 101 = Generates a 1 Fosc wide pulse every 128th Fosc cycle clock 110 = Generates a 1 Fosc wide pulse every 256th Fosc cycle clock 111 = Generates a 1 Fosc wide pulse every 512th Fosc cycle clock
bit 3	SRQEN: SR Latch Q Output Enable bit <u>If SRLEN = 1</u> : 1 = Q is present on the SRQ pin 0 = External Q output is disabled <u>If SRLEN = 0</u> : SR latch is disabled
bit 2	SRNQEN: SR Latch \overline{Q} Output Enable bit <u>If SRLEN = 1</u> : 1 = \overline{Q} is present on the SRnQ pin 0 = External \overline{Q} output is disabled <u>If SRLEN = 0</u> : SR latch is disabled
bit 1	 SRPS: Pulse Set Input of the SR Latch bit⁽¹⁾ 1 = Pulse set input for 1 Q-clock period 0 = No effect on set input.
bit 0	 SRPR: Pulse Reset Input of the SR Latch bit⁽¹⁾ 1 = Pulse Reset input for 1 Q-clock period 0 = No effect on Reset input.
Note 1. Cot	ante atuara raada haale (o'

Note 1: Set only, always reads back '0'.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
SRSPE	SRSCKE	Reserved	SRSC1E	SRRPE	SRRCKE	Reserved	SRRC1E				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'					
u = Bit is uncl	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets				
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7	SRSPE: SR	Latch Periphera	al Set Enable b	pit							
		is set when the									
	•	nas no effect or	•	of the SR latch							
bit 6		R Latch Set Clo									
		t of SR latch is has no effect or									
bit 5		ead as '0'. Mai	•								
bit 4		R Latch C1 Set		cal.							
bit 4				or output is hig	ıh						
		 1 = SR latch is set when the C1 comparator output is high 0 = C1 comparator output has no effect on the set input of the SR latch 									
bit 3	SRRPE: SR	Latch Periphera	al Reset Enabl	e bit							
		1 = SR latch is reset when the SRI pin is high									
	0 = SRI pin I	has no effect on the Reset input of the SR latch									
bit 2		R Latch Reset (
	 1 = Reset input of SR latch is pulsed with SRCLK 0 = SRCLK has no effect on the Reset input of the SR latch 										
bit 1			•		lich						
	Reserved: Read as '0'. Maintain this bit clear. SRRC1E: SR Latch C1 Reset Enable bit										
bit 0		is reset when t		ator output is h	high						
					ut of the SR lat	ch					
				· · · · · · · · · · · · · · · · · · ·		-					

REGISTER 18-2: SRCON1: SR LATCH CONTROL 1 REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	145
SRCON1	SRSPE	SRSCKE	Reserved	SRSC1E	SRRPE	SRRCKE	Reserved	SRRC1E	146
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113

	TABLE 18-2:	SUMMARY OF REGISTERS ASSOCIATED WITH SR LATCH MODULE
--	-------------	--

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the SR latch module.

NOTES:

19.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:


- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- · PWM shutdown
- Programmable and fixed voltage reference

19.1 Comparator Overview

A single comparator is shown in Figure 19-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

FIGURE 19-1:

SINGLE COMPARATOR






FIGURE 19-2: COMPARATOR 1 MODULE SIMPLIFIED BLOCK DIAGRAM

19.2 Comparator Control

The comparator has two control registers: CM1CON0 and CM1CON1.

The CM1CON0 register (see Register 19-1) contains Control and Status bits for the following:

- Enable
- · Output selection
- Output polarity
- Speed/Power selection
- · Hysteresis enable
- Output synchronization

The CM1CON1 register (see Register 19-2) contains Control bits for the following:

- Interrupt enable
- Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

19.2.1 COMPARATOR ENABLE

Setting the C1ON bit of the CM1CON0 register enables the comparator for operation. Clearing the C1ON bit disables the comparator resulting in minimum current consumption.

19.2.2 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the C1OUT bit of the CM1CON0 register or the MC1OUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- C1OE bit of the CM1CON0 register must be set
- · Corresponding TRIS bit must be cleared
- · C1ON bit of the CM1CON0 register must be set

Note 1:	The C1OE bit of the CM1CON0 register
	overrides the PORT data latch. Setting
	the C1ON bit of the CM1CON0 register
	has no impact on the port override.

2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

19.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the C1POL bit of the CM1CON0 register. Clearing the C1POL bit results in a non-inverted output.

Table 19-1 shows the output state versus input conditions, including polarity control.

TABLE 19-1: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	C1POL	C10UT
C1VN > C1VP	0	0
C1VN < C1VP	0	1
C1VN > C1VP	1	1
C1VN < C1VP	1	0

19.2.4 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the C1SP control bit. The default state for this bit is '1' which selects the Normal Speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the C1SP bit to '0'.

19.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the C1HYS bit of the CM1CON0 register.

See **Section 31.0 "Electrical Specifications"** for more information.

19.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 21.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

19.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from Comparator C1 can be synchronized with Timer1 by setting the C1SYNC bit of the CM1CON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 19-2) and the Timer1 Block Diagram (Figure 21-1) for more information.

19.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (C1INTP and/or C1INTN bits of the CM1CON1 register), the Corresponding Interrupt Flag bit (C1IF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- C1ON, C1POL and C1SP bits of the CM1CON0
 register
- · C1IE bit of the PIE2 register
- C1INTP bit of the CM1CON1 register (for a rising edge detection)
- C1INTN bit of the CM1CON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, C1IF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Note: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the C1POL bit of the CM1CON0 register, or by switching the comparator on or off with the C1ON bit of the CM1CON0 register.

19.6 Comparator Positive Input Selection

Configuring the C1PCH<1:0> bits of the CM1CON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- C1IN+ analog pin
- DAC
- FVR (Fixed Voltage Reference)
- Vss (Ground)

See Section 14.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 17.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (C1ON = 0), all comparator inputs are disabled.

19.7 Comparator Negative Input Selection

The C1NCH bit of the CM1CON1 register directs one of two analog pins to the comparator inverting input.

Note: To use C1IN+ and C1INx- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

19.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Section 31.0 "Electrical Specifications" for more details.

19.9 Interaction with ECCP Logic

The C1 comparator can be used as a general purpose comparator. The output can be brought out to the C1OUT pin. When the ECCP auto-shutdown is active it can use the comparator signal. If auto-restart is also enabled, the comparator can be configured as a closed loop analog feedback to the ECCP, thereby, creating an analog controlled PWM.

Note:	When the comparator module is first
	initialized, the output state is unknown.
	Upon initialization, the user should verify
	the output state of the comparator prior to
	relying on the result, primarily when using
	the result in connection with other
	peripheral features, such as the ECCP
	Auto-Shutdown mode.


19.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 19-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.

2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0			
C10N	C10UT	C10E	C1POL	—	C1SP	C1HYS	C1SYNC			
bit 7							bit C			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit rea	d as '0'				
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0' $u = Bit is unchanged$ $x = Bit is unknown$ $-n/n = Value at POR and BOR/Value at all of the second secon$							other Resets			
'1' = Bit is set	•	'0' = Bit is cle	ared							
bit 7	C1ON: Com	parator Enable	bit							
		ator is enabled a ator is disabled	and consumes	no active pov	ver					
bit 6	C1OUT: Cor	nparator Output	bit							
	$\frac{\text{If C1POL} = 1 \text{ (inverted polarity):}}{1 = \text{C1VP} < \text{C1VN}}$									
	0 = C1VP > C1VN									
	<u>If C1POL = 0 (non-inverted polarity):</u> 1 = C1VP > C1VN									
	0 = C1VP < C1VN									
bit 5	C10E: Comparator Output Enable bit									
	 1 = C1OUT is present on the C1OUT pin. Requires that the associated TRIS bit be cleared to actually drive the pin. Not affected by C1ON. 									
	0 = C1OUT is internal only									
bit 4	C1POL: Comparator Output Polarity Select bit									
	 1 = Comparator output is inverted 0 = Comparator output is not inverted 									
1.1.0	-	-								
bit 3	•	nted: Read as '		:1						
bit 2	C1SP: Comparator Speed/Power Select bit									
		or operates in Normal Power, Higher Speed mode or operates in Low-Power, Low-Speed mode								
bit 1	C1HYS: Comparator Hysteresis Enable bit									
	 1 = Comparator hysteresis enabled 0 = Comparator hysteresis disabled 									
bit 0		omparator Outp		us Mode bit						
			-		ronous to chang	ges on Timer1	clock source			
		updated on the								
	0 = Compar	ator output to T	mer1 and I/O	pin is asynchi	ronous					

REGISTER 19-1: CM1CON0: COMPARATOR C1 CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0		
C1INTP	C1INTN	C1PCH<1:0>		_	—	—	C1NCH		
bit 7				-	·		bit 0		
Legend:									
R = Readable b	bit	W = Writable bi	t	U = Unimplem	ented bit, read as	ʻ0'			
u = Bit is uncha	inged	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/V	alue at all other	Resets		
'1' = Bit is set		'0' = Bit is clear	ed						
bit 6	 1 = The C1IF interrupt flag will be set upon a positive going edge of the C1OUT bit 0 = No interrupt flag will be set on a positive going edge of the C1OUT bit C1INTN: Comparator Interrupt on Negative Going Edge Enable bits 1 = The C1IF interrupt flag will be set upon a negative going edge of the C1OUT bit 								
bit 5-4	 0 = No interrupt flag will be set on a negative going edge of the C1OUT bit C1PCH<1:0>: Comparator Positive Input Channel Select bits 00 = C1VP connects to C1IN+ pin 01 = C1VP connects to DAC Voltage Reference 10 = C1VP connects to FVR Voltage Reference 								
bit 3-1	Unimplemente	Unimplemented: Read as '0'							
bit 0	C1NCH: Comparator Negative Input Channel Select bit 0 = C1VN connects to C1IN0- pin 1 = C1VN connects to C1IN1- pin								

REGISTER 19-2: CM1CON1: COMPARATOR C1 CONTROL REGISTER 1

REGISTER 19-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0/0
_	_	—	—	—	_	_	MC1OUT
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 Unimplemented: Read as '0'

bit 0 MC10UT: Mirror Copy of C10UT bit

TABLE 19-2: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	-	—	ANSA4	-	ANSA2	ANSA1	ANSA0	114
CM1CON0	C1ON	C10UT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	155
CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_	—	—	C1NCH	156
CMOUT	_	_	—	—	_	—	—	MC1OUT	156
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE2	OSFIE	_	C1IE	EEIE	BCL1IE	—	—	—	85
PIR2	OSFIF	—	C1IF	EEIF	BCL1IF	—	—	—	87
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

20.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- · Programmable internal or external clock source
- Programmable external clock edge selection
- · Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 20-1 is a block diagram of the Timer0 module.

20.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

20.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-Bit Timer mode is selected by clearing the TMR0CS bit of the OPTION register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.

20.1.2 8-BIT COUNTER MODE


In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin or the Capacitive Sensing Oscillator (CPSCLK) signal.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION register to '1' and resetting the T0XCS bit in the CPSCON0 register to '0'.

8-Bit Counter mode using the Capacitive Sensing Oscillator (CPSCLK) signal is selected by setting the TMR0CS bit in the OPTION register to '1' and setting the T0XCS bit in the CPSCON0 register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION register.

FIGURE 20-1: BLOCK DIAGRAM OF THE TIMER0



20.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION register.

Note:	The Watchdog Timer (WDT) uses its own
	independent prescaler.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

20.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is
	frozen during Sleep.

20.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Section 31.0 "Electrical Specifications".

20.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>	
bit 7							bit
Legend:							
R = Readab		W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
u = Bit is und	changed	x = Bit is unki	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets
'1' = Bit is se	et	'0' = Bit is cle	ared				
bit 7		ak Pull-up Ena					
		pull-ups are dis Il-ups are enab					
bit 6		•	•		i values		
	bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RA2/INT pin						
		on falling edge					
bit 5	TMR0CS: Tir	mer0 Clock Sou	Irce Select bit				
	1 = Transitio	n on RA2/T0Ck	(I pin				
	0 = Internal i	nstruction cycle	clock (Fosc/	4)			
bit 4	TMR0SE: Tir	mer0 Source Ed	lge Select bit				
		 I = Increment on high-to-low transition on RA2/T0CKI pin Increment on low-to-high transition on RA2/T0CKI pin 					
bit 3	PSA: Presca	ller Assignment	bit				
		r is not assigne					
	0 = Prescale	r is assigned to	the Timer0 m	odule			
bit 2-0	PS<2:0>: Pro	escaler Rate Se	elect bits				
	Bit	Value Timer0	Rate				
		000 1:2					
		001 1:4 010 1:8					
		010 1.8					
		100 1:3					
	:	101 1:6	4				

REGISTER 20-1: OPTION_REG: OPTION REGISTER

TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

1:128

1:256

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CPSCON0	CPSON	CPSRM	—		CPSRNG1	CPSRNG0	CPSOUT	T0XCS	297
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	159
TMR0	R0 Timer0 Module Register						157*		
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the Timer0 module.

* Page provides register information.

110 111

NOTES:

21.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with ECCP)
- Selectable Gate Source Polarity

- Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- Gate Event Interrupt
- Figure 21-1 is a block diagram of the Timer1 module.




FIGURE 21-1: TIMER1 BLOCK DIAGRAM

21.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 21-1 displays the Timer1 enable selections.

TABLE 21-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

21.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 21-2 displays the clock source selections.

21.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a two LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1
 gate
- · C1 comparator input to Timer1 gate

21.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI or the capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

- **Note:** In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
 - Timer1 enabled after POR
 - Write to TMR1H or TMR1L
 - Timer1 is disabled
 - Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TMR1CS1	TMR1CS0	T10SCEN	Clock Source	
0	1	x	System Clock (Fosc)	
0	0	x	Instruction Clock (Fosc/4)	
1	1	x	Capacitive Sensing Oscillator	
1	0	0	External Clocking on T1CKI Pin	
1	0	1	Osc.Circuit On T1OSI/T1OSO Pins	

TABLE 21-2: CLOCK SOURCE SELECTIONS

21.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

21.4 Timer1 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note:	The oscillator requires a start-up and
	stabilization time before use. Thus,
	T1OSCEN should be set and a suitable
	delay observed prior to enabling Timer1.

21.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 21.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

21.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

21.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

21.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 21-3 for timing details.

TABLE 21-3:TIMER1 GATE ENABLESELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
\uparrow	0	0	Counts
\uparrow	0	1	Holds Count
\uparrow	1	0	Holds Count
\uparrow	1	1	Counts

21.6.2 TIMER1 GATE SOURCE SELECTION

The Timer1 gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 21-4: TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source
00	Timer1 Gate Pin
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)
10	Comparator 1 Output SYNCC1OUT (optionally Timer1 synchronized output)
11	Reserved

^{© 2012} Microchip Technology Inc.

21.6.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

21.6.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

21.6.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for Timer1 gate control. The Comparator 1 output (SYNCC1OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see **Section 19.4.1 "Comparator Output Synchronization**".

21.6.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 21-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time
	as changing the gate polarity may result in
	indeterminate operation.

21.6.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 21-5 for timing details.

If the Single Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 21-6 for timing details.

21.6.5 TIMER1 GATE VALUE STATUS

When Timer1 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

21.6.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

21.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- · PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

21.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T1OSCEN bit of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the T1SYNC bit setting.

21.9 ECCP/CCP Capture/Compare Time Base

The CCP module uses the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 24.0 "Capture/Compare/PWM Modules".

21.10 ECCP/CCP Special Event Trigger

When the CCP is configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized and Fosc/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see **Section 16.2.5** "**Special Event Trigger**".




FIGURE 21-2: TIMER1 INCREMENTING EDGE




FIGURE 21-4: TIMER1 GATE TOGGLE MODE




FIGURE 21-5:	TIMER1 GATE SINGLE-PU	JLSE MODE	
TMR1GE			
T1GPOL			
T1GSPM			
T1GG <u>O/</u> DONE	Set by software Counting enabled on		Cleared by hardware on falling edge of T1GVAL
T1G_IN	rising edge of T1G		
T1CKI			
T1GVAL			
Timer1	N	<u>N+1</u>	N + 2
TMR1GIF	— Cleared by software		Cleared by Set by hardware on falling edge of T1GVAL

FIGURE 21-6:	TIMER1 GATE SINGLE	-PULSE AND TOGGLE COMBINED MODE
TMR1GE		
T1GPOL		
T1GSPM		
T1GTM		
T1GG <u>O/</u> DONE	← Set by software Counting enabled or rising edge of T10	Cleared by hardware on falling edge of T1GVAL
T1G_IN		
тіскі		
T1GVAL		
Timer1	Ν	<u>N + 1</u> <u>N + 2</u> <u>N + 3</u> <u>N + 4</u>
TMR1GIF	 Cleared by software 	Set by hardware on falling edge of T1GVAL → Cleared by software

21.11 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 21-1, is used to control Timer1 and select the various features of the Timer1 module.

REGISTER 21-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u			
TMR1CS<1:0>		T1CKF	'S<1:0>	T1OSCEN	T1SYNC	_	TMR10N			
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'				
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value a	t POR and BOF	R/Value at al	Il other Resets			
'1' = Bit is se	t	'0' = Bit is clea	ared							
bit 7-6	TMR1CS<1:	0>: Timer1 Cloo	k Source Sele	ect bits						
				ensing Oscillator	(CAPOSC)					
		10 = Timer1 clock source is pin or oscillator:								
		$\underline{If T1OSCEN} = 0$								
		External clock from T1CKI pin (on the rising edge)								
		$\frac{\text{If T10SCEN} = 1}{2}$								
		Crystal oscillator on T1OSI/T1OSO pins 01 = Timer1 clock source is system clock (Fosc)								
		clock source is	•	. ,						
bit 5-4				()						
511 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value									
	10 = 1.4 Prescale value									
	01 = 1.2 Prescale value									
	00 = 1:1 Prescale value									
bit 3	T10SCEN: LP Oscillator Enable Control bit									
	1 = Dedicated Timer1 oscillator circuit enabled									
	0 = Dedicated Timer1 oscillator circuit disabled									
bit 2	T1SYNC: Tir	T1SYNC: Timer1 External Clock Input Synchronization Control bit								
		$\underline{TMR1CS} = 1X$								
		synchronize exte								
	0 = Synchro	nize external cl	ock input with	system clock (F	Fosc)					
	TMR1CS<1:	0 > = 0 X								

This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = 1x.

bit 1 Unimplemented: Read as '0'

bit 0 **TMR1ON:** Timer1 On bit

- 1 = Enables Timer1
 - 0 = Stops Timer1 Clears Timer1 gate flip-flop

© 2012 Microchip Technology Inc.

21.12 Timer1 Gate Control Register

The Timer1 Gate Control register (T1GCON), shown in Register 21-2, is used to control Timer1 Gate.

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>
bit 7			÷				bit
Legend:							
R = Readable	> hit	W = Writable	hit	U = Unimplen	nented bit, read	1 as '0'	
u = Bit is uncl		x = Bit is unki		•	at POR and BO		other Resets
'1' = Bit is set	0	'0' = Bit is cle			eared by hardw		
bit 7	If TMR1ON = This bit is ign If TMR1ON = 1 = Timer1 c	ored <u>1</u> :	rolled by the T	imer1 gate func ate function	tion		
bit 6	T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low)						
bit 5	T1GTM: Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate flip-flop toggles on every rising edge.						
bit 4	T1GSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 gate Single-Pulse mode is enabled and is controlling Timer1 gate 0 = Timer1 gate Single-Pulse mode is disabled						
bit 3	TIGGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started						
bit 2	T1GVAL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE).						
bit 1-0	T1GSS<1:0>: Timer1 Gate Enable (TMRTGE). 00 = Timer1 gate pin 01 = Timer0 overflow output 10 = Comparator 1 optionally synchronized output (SYNCC1OUT) 11 = Reserved						

REGISTER 21-2: T1GCON: TIMER1 GATE CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		_	_	ANSA4	—	ANSA2	ANSA1	ANSA0	114
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	205
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register						165*		
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register						165*		
TRISA		_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	-	TMR10N	169
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0	170

TABLE 21-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

* Page provides register information.

NOTES:


22.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2, respectively
- Optional use as the shift clock for the MSSP1
 modules

See Figure 22-1 for a block diagram of Timer2.





22.1 Timer2 Operation


The clock input to the Timer2 modules is the system instruction clock (Fosc/4).

TMR2 increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, T2CKPS<1:0> of the T2CON register. The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 22.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, whereas the PR2 register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMR2 register
- · a write to the T2CON register
- · Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- · Stack Underflow Reset
- RESET Instruction



22.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF of the PIR1 register. The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0>, of the T2CON register.

22.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP1 module, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP1 module operating in SPI mode. Additional information is provided in Section 25.1 "Master SSP (MSSP1) Module Overview"

22.4 Timer2 Operation During Sleep

Timer2 cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and PR2 registers will remain unchanged while the processor is in Sleep mode.

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
_		T2OUT	PS<3:0>		TMR2ON	T2CKF	PS<1:0>				
bit 7							bit				
Legend:											
R = Readal	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets				
'1' = Bit is s	et	'0' = Bit is clea	ared								
bit 7	Unimplomo	ented: Read as '	o'								
bit 6-3	-			Coloct bito							
DIL 0-3	0000 = 1:1	3:0>: Timer Out		Select bits							
	0000 = 1.1 0001 = 1:2										
	0010 = 1:3										
		0011 = 1:4 Postscaler									
	0100 = 1 :5	0100 = 1:5 Postscaler									
	0101 = 1 :6	Postscaler									
	0110 = 1:7 Postscaler										
	0111 = 1:8 Postscaler										
	1000 = 1:9										
	1001 = 1:10 1010 = 1:11										
	1011 = 1:12										
	1100 = 1:13										
	1101 = 1:14										
	1110 = 1:15	5 Postscaler									
	1111 = 1:16	3 Postscaler									
bit 2	TMR2ON: T	Timer2 On bit									
	1 = Timer2	1 = Timer2 is on									
	0 = Timer2	is off									
bit 1-0	T2CKPS<1:	T2CKPS<1:0>: Timer2 Clock Prescale Select bits									
	00 = Presca	00 = Prescaler is 1									
	01 = Presca	aler is 4									
	10 = Presca	aler is 16									

REGISTER 22-1: T2CON: TIMER2 CONTROL REGISTER

TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIM	ER2
--	-----

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	P1M•	<1:0>	<1:0> DC1B<1:0>			CCP1	M<3:0>		205
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
PR2	Timer2 Mo	dule Period Register						173*	
T2CON	—	T2OUTPS<3:0> TMR2ON T2CKPS1 T2CKPS0				175			
TMR2	Holding Register for the 8-bit TMR2 Register							173*	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

* Page provides register information.

23.0 DATA SIGNAL MODULATOR

The Data Signal Modulator (DSM) is a peripheral which allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally, from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then provided to the MDOUT pin.

The carrier signal is comprised of two distinct and separate signals. A carrier high (CARH) signal and a carrier low (CARL) signal. During the time in which the modulator (MOD) signal is in a logic high state, the DSM mixes the carrier high signal with the modulator signal. When the modulator signal is in a logic low state, the DSM mixes the carrier low signal with the modulator signal. Using this method, the DSM can generate the following types of Key Modulation schemes:


- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- · On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- Carrier Synchronization
- · Carrier Source Polarity Select
- Carrier Source Pin Disable
- Programmable Modulator Data
- Modulator Source Pin Disable
- Modulated Output Polarity Select
- Slew Rate Control

Figure 23-1 shows a Simplified Block Diagram of the Data Signal Modulator peripheral.





23.1 DSM Operation

The DSM module can be enabled by setting the MDEN bit in the MDCON register. Clearing the MDEN bit in the MDCON register, disables the DSM module by automatically switching the carrier high and carrier low signals to the Vss signal source. The modulator signal source is also switched to the MDBIT in the MDCON register. This not only assures that the DSM module is inactive, but that it is also consuming the least amount of current.

The values used to select the carrier high, carrier low, and modulator sources held by the Modulation Source, Modulation High Carrier, and Modulation Low Carrier control registers are not affected when the MDEN bit is cleared and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the MDEN bit is set and the DSM module is again enabled and active.

The modulated output signal can be disabled without shutting down the DSM module. The DSM module will remain active and continue to mix signals, but the output value will not be sent to the MDOUT pin. During the time that the output is disabled, the MDOUT pin will remain low. The modulated output can be disabled by clearing the MDOE bit in the MDCON register.

23.2 Modulator Signal Sources

The modulator signal can be supplied from the following sources:

- CCP1 Signal
- MSSP1 SDO1 Signal (SPI mode only)
- Comparator C1 Signal
- EUSART TX Signal
- External Signal on MDMIN pin
- MDBIT bit in the MDCON register

The modulator signal is selected by configuring the MDMS <3:0> bits in the MDSRC register.

23.3 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the following sources:

- CCP1 Signal
- Reference Clock Module Signal
- External Signal on MDCIN1 pin
- · External Signal on MDCIN2 pin
- Vss

The carrier high signal is selected by configuring the MDCH <3:0> bits in the MDCARH register. The carrier low signal is selected by configuring the MDCL <3:0> bits in the MDCARL register.


23.4 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.


Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal can be enabled by setting the MDCHSYNC bit in the MDCARH register. Synchronization for the carrier low signal can be enabled by setting the MDCLSYNC bit in the MDCARL register.

Figure 23-1 through Figure 23-5 show timing diagrams of using various synchronization methods.






EXAMPLE 23-1: NO SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 0)





Carrier High (CARH)	
Carrier Low (CARL)	
Modulator (MOD)	
MDCHSYNC = 1 MDCLSYNC = 0	
Active Carrier State	CARH / both CARL / CARH / both CARL

FIGURE 23-4:	CARRIER LOW SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 1)
Carrier High (CARH)	
Carrier Low (CARL)	
Modulator (MOD)	
MDCHSYNC = 0 MDCLSYNC = 1	
Active Carrier State -	CARH X CARL CARH X CARL
FIGURE 23-5:	FULL SYNCHRONIZATION (MDSHSYNC = 1, MDCLSYNC = 1)



23.5 Carrier Source Polarity Select

The signal provided from any selected input source for the carrier high and carrier low signals can be inverted. Inverting the signal for the carrier high source is enabled by setting the MDCHPOL bit of the MDCARH register. Inverting the signal for the carrier low source is enabled by setting the MDCLPOL bit of the MDCARL register.

23.6 Carrier Source Pin Disable

Some peripherals assert control over their corresponding output pin when they are enabled. For example, when the CCP1 module is enabled, the output of CCP1 is connected to the CCP1 pin.

This default connection to a pin can be disabled by setting the MDCHODIS bit in the MDCARH register for the carrier high source and the MDCLODIS bit in the MDCARL register for the carrier low source.

23.7 Programmable Modulator Data

The MDBIT of the MDCON register can be selected as the source for the modulator signal. This gives the user the ability to program the value used for modulation.

23.8 Modulator Source Pin Disable

The modulator source default connection to a pin can be disabled by setting the MDMSODIS bit in the MDSRC register.

23.9 Modulated Output Polarity

The modulated output signal provided on the MDOUT pin can also be inverted. Inverting the modulated output signal is enabled by setting the MDOPOL bit of the MDCON register.

23.10 Slew Rate Control

The slew rate limitation on the output port pin can be disabled. The slew rate limitation can be removed by clearing the MDSLR bit in the MDCON register.

23.11 Operation in Sleep Mode

The Data Signal Modulator (DSM) module is not affected by Sleep mode. The DSM can still operate during Sleep, if the carrier and modulator input sources are also still operable during Sleep.

23.12 Effects of a Reset

Upon any device Reset, the DSM module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

R/W-0/	0 R/W-0/0	R/W-1/1	R/W-0/0	R-0/0	U-0	U-0	R/W-0/0					
MDEN	MDOE	MDSLR	MDOPOL	MDOUT	—	_	MDBIT					
bit 7							bit 0					
<u> </u>												
Legend:						(0)						
R = Reada		W = Writable		•	mented bit, read							
	unchanged	x = Bit is unk		-n/n = Value	at POR and BO	R/Value at all	other Resets					
'1' = Bit is	set	'0' = Bit is cle	ared									
bit 7		ulator Module E										
		or module is er or module is di		0 1 0	als							
L:1 0												
bit 6		MDOE: Modulator Module Pin Output Enable bit										
		 Modulator pin output enabled Modulator pin output disabled 										
bit 5		OUT Pin Slew		nit								
Sit 0		pin slew rate li	0									
		pin slew rate li										
bit 4	MDOPOL: N	Iodulator Outpu	t Polarity Sele	ct bit								
	1 = Modulat	1 = Modulator output signal is inverted										
	0 = Modulat	or output signa	is not inverted	b								
bit 3	MDOUT: Mo	dulator Output	bit									
	Displays the	current output	value of the me	odulator modu	lle. ⁽¹⁾							
bit 2-1	Unimpleme	nted: Read as	0'									
bit 0	MDBIT: Allow	ws software to i	nanually set m	odulation sou	rce input to mod	ule ⁽¹⁾						
		or uses High C										
	0 = Modulat	or uses Low Ca	arrier source									
Note 1:	The modulated or						ates this					
	register bit, the bi	t value may not	be valid for high	gher speed me	odulator or carrie	er signals.						

REGISTER 23-1: MDCON: MODULATION CONTROL REGISTER

2: MDBIT must be selected as the modulation source in the MDSRC register for this operation.

MDMSODIS			U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u				
ait 7		_	—		MDMS	6<3:0>					
		•					bit				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'					
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets				
1' = Bit is set	-	'0' = Bit is clea	ared								
bit 7	MDMSODIS:	Modulation So	urce Output [Disable bit							
	1 = Output signal driving the peripheral output pin (selected by MDMS<3:0>) is disabled										
		ignal driving the									
bit 6-4	Unimplemer	ted: Read as ')'								
bit 3-0	MDMS<3:0>	Modulation Sou	urce Selection	n bits							
	1111 = Res	erved. No chan	nel connecte	d.							
	1110 = Res	erved. No chan	nel connecte	d.							
		erved. No chan									
		erved. No chan									
		erved. No chan		d.							
		SART TX output									
		erved. No chan		d.							
		SP1 SDO outpu									
		erved. No chan		d.							
		1110 = Comparator 1 output 1101 = Reserved. No channel connected.									
		erved. No chan erved. No chan									
		erved. No chan erved. No chan									
	0010 = CCF 0001 = MDI	P1 output (PWN		e only)							
		BIT bit of MDCC	N register is	modulation co							

REGISTER 23-2: MDSRC: MODULATION SOURCE CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
MDCHODIS	MDCHPOL	MDCHSYNC			MDCH	1<3:0>				
bit 7							bit (
Legend:										
R = Readable	bit	W = Writable bi	t	U = Unimpler	nented bit, read	l as '0'				
u = Bit is unch	anged	x = Bit is unkno	wn	-n/n = Value a	at POR and BO	R/Value at all o	other Resets			
'1' = Bit is set		'0' = Bit is clear								
bit 7		Modulator High (•						
		signal driving the p signal driving the p				,				
bit 6	-		-							
bit o	MDCHPOL: Modulator High Carrier Polarity Select bit 1 = Selected high carrier signal is inverted									
		d high carrier sign								
bit 5	MDCHSYNC: Modulator High Carrier Synchronization Enable bit									
	1 = Modulator waits for a falling edge on the high time carrier signal before allowing a switch to the									
	low time			-1 4 - 4h - h :h 4:		(1)				
L:1 4		or Output is not sy	ynchronize	a to the high tim	ie camer signal	(')				
bit 4	-	nted: Read as '0'	liah Carria	n Coloction bito	(1)					
bit 3-0		Modulator Data H served. No chann								
	•			.eu.						
	•									
	•									
	0101 = Reserved. No channel connected. 0100 = CCP1 output (PWM Output mode only)									
		erence Clock mod	•	• •						
	0010 = MD	CIN2 port pin	0	· /						
		CIN1 port pin								
	0000 = Vss	5								
Note 1. Nar	rowed carrier i	nulse widths or sr	ours may o	cour in the signa	al stream if the o	carrier is not sv	nchronized			

REGISTER 23-3: MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
MDCLODIS	MDCLPOL	MDCLSYNC	_		MDCI	_<3:0>				
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable bi	t	U = Unimplen	nented bit, read	l as '0'				
u = Bit is unch	anged	x = Bit is unkno	wn	-n/n = Value a	at POR and BO	R/Value at all o	other Resets			
'1' = Bit is set		'0' = Bit is clear	ed							
bit 7	MDCLODIS:	Modulator Low C	Carrier Out	put Disable bit						
	1 = Output s is disable	ignal driving the p ed	peripheral	output pin (selec	ted by MDCL<3	3:0> of the MD	CARL register)			
	0 = Output s is enable	ignal driving the p ed	peripheral	output pin (selec	ted by MDCL<3	3:0> of the MD	CARL register			
bit 6	MDCLPOL: Modulator Low Carrier Polarity Select bit									
		l low carrier signa l low carrier signa								
bit 5	MDCLSYNC: Modulator Low Carrier Synchronization Enable bit									
	1 = Modulator waits for a falling edge on the low time carrier signal before allowing a switch to the high time carrier									
	0 = Modulate	or output is not sy	nchronize	d to the low time	carrier signal ⁽¹)				
bit 4	Unimplemer	nted: Read as '0'								
bit 3-0	MDCL<3:0>	Modulator Data H	ligh Carrie	er Selection bits (1)					
	1111 = Res	erved. No chann	nel connec	ted.						
	•									
	•									
		erved. No chann								
		P1 output (PWM)		de only)						
		erence clock moc erved. No chanr	0	ted						
	0010 - Res 0001 = MD0									
	0000 = Vss									

REGISTER 23-4: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

TABLE 23-1: SUMMARY OF REGISTERS ASSOCIATED WITH DATA SIGNAL MODULATOR MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC	—		184			
MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	_		MDCL<3:0>			185
MDCON	MDEN	MDOE	MDSLR	MDOPOL	MDOUT	_	_	MDBIT	182
MDSRC	MDMSODIS		—		MDMS<3:0>			183	

Legend: — = unimplemented, read as '0'. Shaded cells are not used in the Data Signal Modulator mode.

PIC12LF1840T39A

NOTES:

24.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This device contains one Enhanced Capture/Compare/ PWM module (ECCP1).

The half-bridge ECCP module has two available I/O pins. See Table 24-1.

TABLE 24-1: PWM RESOURCES

Device Name	ECCP1
PIC12LF1840T39A	Enhanced PWM Half-Bridge

24.1 Capture Mode

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the CCP1 pin, the 16-bit CCPR1H:CCPR1L register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCP1M<3:0> bits of the CCP1CON register:

- · Every falling edge
- Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCP1IF of the PIR1 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPR1H, CCPR1L register pair is read, the old captured value is overwritten by the new captured value.

Figure 24-1 shows a simplified diagram of the capture operation.


24.1.1 CCP1 PIN CONFIGURATION

In Capture mode, the CCP1 pin should be configured as an input by setting the associated TRIS control bit.

Also, the CCP1 pin function may be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

Note:	If the CCP1 pin is configured as an output,
	a write to the port can cause a capture
	condition.

FIGURE 24-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



24.1.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP1 module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 21.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

24.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP1IE interrupt enable bit of the PIE1 register clear to avoid false interrupts. Additionally, the user should clear the CCP1IF interrupt flag bit of the PIR1 register following any change in Operating mode.

Note:	Clocking Timer1 from the system clock								
	(Fosc) should not be used in Capture								
	mode. In order for Capture mode to								
	recognize the trigger event on the CCP1								
	pin, Timer1 must be clocked from the								
	instruction clock (Fosc/4) or from an								
	external clock source.								

24.1.4 CCP1 PRESCALER

There are four prescaler settings specified by the CCP1M<3:0> bits of the CCP1CON register. Whenever the CCP1 module is turned off, or the CCP1 module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCP1CON register before changing the prescaler. Example 24-1 demonstrates the code to perform this function.

EXAMPLE 24-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCP1CON	;Set Bank bits to point ;to CCP1CON
CLRF	CCP1CON	;Turn CCP1 module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		;the new prescaler
		;move value and CCP1 ON
MOVWF	CCP1CON	;Load CCP1CON with this
		;value

24.1.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (FOSC/4), or by an external clock source.

When Timer1 is clocked by FOSC/4, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

Capture mode will operate during Sleep when Timer1 is clocked by an external clock source.

24.1.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	RXDTSEL	SDOSEL	SSSEL		T1GSEL	TXCKSEL	P1BSEL	CCP1SEL	110
CCP1CON	P1M<	<1:0>	DC1B	DC1B<1:0> CCP1M<3:0>				205	
CCPR1L	Capture/Compare/PWM Register 1 Low Byte (LSB)								188
CCPR1H	Capture/Cor	mpare/PWM	Register 1 H	igh Byte (MS	iB)				188
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIE2	OSFIE	_	C1IE	EEIE	BCL1IE	_	_	_	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
PIR2	OSFIF	_	C1IF	EEIF	BCL1IF	—	—	_	87
T1CON	TMR1C	:S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	169
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	170
TMR1L	Holding Reg	ister for the	Least Signific	cant Byte of t	he 16-bit TMR1 F	Register			165*
TMR1H	Holding Reg	ister for the	Most Signific	ant Byte of th	ne 16-bit TMR1 R	legister			165*
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113

TABLE 24-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by Capture mode.

* Page provides register information.

24.2 Compare Mode

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPR1H:CCPR1L register pair is constantly compared against the 16-bit value of the TMR1H:TMR1L register pair. When a match occurs, one of the following events can occur:


- Toggle the CCP1 output
- · Set the CCP1 output
- · Clear the CCP1 output
- Generate a Special Event Trigger
- Generate a Software Interrupt

The action on the pin is based on the value of the CCP1M<3:0> control bits of the CCP1CON register. At the same time, the interrupt flag CCP1IF bit is set.

All Compare modes can generate an interrupt.

Figure 24-2 shows a simplified diagram of the Compare operation.

FIGURE 24-2: COMPARE MODE OPERATION BLOCK DIAGRAM



24.2.1 CCP1 PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the associated TRIS bit.

Also, the CCP1 pin function may be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

Note:	Clearing the CCP1CON register will force									
	the CCP1 compare output latch to the									
	default low level. This is not the PORT I/O									
	data latch.									

24.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 21.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Capture mode. In order for Capture mode to recognize the trigger event on the CCP1 pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

24.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the CCP1 module does not assert control of the CCP1 pin (see the CCP1CON register).

24.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCP1M<3:0> = 1011), the CCP1 module does the following:

- Resets Timer1
- · Starts an ADC conversion if ADC is enabled

The CCP1 module does not assert control of the CCP1 pin in this mode.

The Special Event Trigger output of the CCP1 occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPR1H, CCPR1L register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. The Special Event Trigger output starts an A/D conversion (if the A/D module is enabled). This allows the CCPR1H, CCPR1L register pair to effectively provide a 16-bit programmable period register for Timer1.

2: Removing the match condition by changing the contents of the CCPR1H and CCPR1L register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

24.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

Note 1: The Special Event Trigger from the CCP1 module does not set interrupt flag bit TMR1IF of the PIR1 register.

24.2.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	RXDTSEL	SDOSEL	SSSEL	_	T1GSEL	TXCKSEL	P1BSEL	CCP1SEL	110
CCP1CON	P1M<	<1:0>	DC1B	DC1B<1:0> CCP1M<3:0>					205
CCPR1L	Capture/Cor	mpare/PWM	Register 1 Lo	ow Byte (LSE	3)				188
CCPR1H	Capture/Cor	mpare/PWM	Register 1 H	igh Byte (MS	SB)				188
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIE2	OSFIE	_	C1IE	EEIE	BCL1IE	_	_	—	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
PIR2	OSFIF	_	C1IF	EEIF	BCL1IF	_	_	—	87
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	169
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	170
TMR1L	Holding Reg	ister for the	Least Signific	cant Byte of t	he 16-bit TMR1 F	Register			165*
TMR1H	Holding Reg	ister for the	Most Signific	ant Byte of tl	ne 16-bit TMR1 R	Register			165*
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113

TABLE 24-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

- = Unimplemented location, read as '0'. Shaded cells are not used by Compare mode. Legend:

* Page provides register information.

24.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 24-3 shows a typical waveform of the PWM signal.

24.3.1 STANDARD PWM OPERATION


The standard PWM mode generates a Pulse-Width modulation (PWM) signal on the CCP1 pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- · PR2 registers
- T2CON registers
- CCPR1L registers
- · CCP1CON registers

Figure 24-4 shows a simplified block diagram of PWM operation.


- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCP1 pin.
 - **2:** Clearing the CCP1CON register will relinquish control of the CCP1 pin.

FIGURE 24-3: CCP1 PWM OUTPUT SIGNAL





SIMPLIFIED PWM BLOCK DIAGRAM



24.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP1 module for standard PWM operation:

- 1. Disable the CCP1 pin output driver by setting the associated TRIS bit.
- 2. Load the PR2 register with the PWM period value.
- Configure the CCP1 module for the PWM mode by loading the CCP1CON register with the appropriate values.
- Load the CCPR1L register and the DC1B<1:0> bits of the CCP1CON register, with the PWM duty cycle value.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR1 register. See Note below.
 - Configure the T2CKPS bits of the T2CON register with the Timer prescale value.
 - Enable the Timer by setting the TMR2ON bit of the T2CON register.
- 6. Enable PWM output pin:
 - Wait until the Timer overflows and the TMR2IF bit of the PIR1 register is set. See Note below.
 - Enable the CCP1 pin output driver by clearing the associated TRIS bit.
 - **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

24.3.3 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 24-1.

EQUATION 24-1: PWM PERIOD

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$ (TMR2 Prescale Value)

Note 1: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPR1L into CCPR1H.

Note: The Timer postscaler (see Section 22.1 "Timer2 Operation") is not used in the determination of the PWM frequency.

24.3.4 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPR1L register and DC1B<1:0> bits of the CCP1CON register. The CCPR1L contains the eight MSbs and the DC1B<1:0> bits of the CCP1CON register contain the two LSbs. CCPR1L and DC1B<1:0> bits of the CCP1CON register can be written to at any time. The duty cycle value is not latched into CCPR1H until after the period completes (i.e., a match between PR2 and TMR2 registers occurs). While using the PWM, the CCPR1H register is read-only.

Equation 24-2 is used to calculate the PWM pulse width.

Equation 24-3 is used to calculate the PWM duty cycle ratio.

EQUATION 24-2: PULSE WIDTH

$$Pulse Width = (CCPR1L:CCP1CON < 5:4>) \bullet$$

TOSC • (TMR2 Prescale Value)

EQUATION 24-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(CCPR1L:CCP1CON < 5:4>)}{4(PR2 + 1)}$$

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (FOSC), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPR1H and 2-bit latch, then the CCP1 pin is cleared (see Figure 24-4).

24.3.5 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 24-4.

EQUATION 24-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PR2 + 1)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 24-4:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 32 MHz)

PWM Frequency	1.95 kHz	7.81 kHz	31.25 kHz	125 kHz	250 kHz	333.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 24-5: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 24-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

24.3.6 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the CCP1 pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

24.3.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

24.3.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

24.3.9 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	RXDTSEL	SDOSEL	SSSEL		T1GSEL	TXCKSEL	P1BSEL	CCP1SEL	110
CCP1CON	P1M•	<1:0>	DC1B	<1:0>	CCP1M<3:0>				205
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
PR2	Timer2 Perio	d Register							173*
T2CON	—		T2OUT	PS<3:0>		TMR2ON	T2CKP	'S<1:0>	175
TMR2	Timer2 Modu	le Register				•			173
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113

TABLE 24-7: SUMMARY OF REGISTERS ASSOCIATED WITH STANDARD PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM. * Page provides register information.

24.4 PWM (Enhanced Mode)

The enhanced PWM mode generates a Pulse-Width Modulation (PWM) signal on up to two different output pins with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- · PR2 registers
- T2CON registers
- CCPR1L registers
- · CCP1CON registers

The ECCP modules have the following additional PWM registers which control Auto-shutdown, Auto-restart, Dead-band Delay and PWM Steering modes:

- CCP1AS registers
- PSTR1CON registers
- PWM1CON registers

The enhanced PWM module can generate the following three PWM Output modes:

- Single PWM
- · Half-Bridge PWM
- · Single PWM with PWM Steering Mode

To select an Enhanced PWM Output mode, the P1M bits of the CCP1CON register must be configured appropriately.


The PWM outputs are multiplexed with I/O pins and are designated P1A and P1B. The polarity of the PWM pins is configurable and is selected by setting the bits CCP1M<3:0> in the CCP1CON register appropriately.

Figure 24-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Table 24-8 shows the pin assignments for various Enhanced PWM modes.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCP1 pin.
 - 2: Clearing the CCP1CON register will relinquish control of the CCP1 pin.
 - **3:** Any pin not used in the enhanced PWM mode is available for alternate pin functions, if applicable.
 - 4: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.


FIGURE 24-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE



ECCP Mode	P1M<1:0>	CCP1/P1A	P1B
Single	00	Yes ⁽¹⁾	Yes ⁽¹⁾
Half-Bridge	10	Yes	Yes


Note 1: PWM Steering enables outputs in Single mode.

FIGURE 24-6: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)



•

FIGURE 24-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)




•

24.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCP1/P1A pin, while the complementary PWM output signal is output on the P1B pin (see Figure 24-9). This mode can be used for half-bridge applications, as shown in Figure 24-9, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in halfbridge power devices. The value of the P1DC<6:0> bits of the PWM1CON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 24.4.4 "Programmable Dead-Band Delay Mode"** for more details of the dead-band delay operations. Since the P1A and P1B outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure P1A and P1B as outputs.







FIGURE 24-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



24.4.2 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the CCP1AS<2:0> bits of the CCP1AS register. A shutdown event may be generated by:

- A logic '0' on the INT pin
- Comparator C1
- Setting the CCP1ASE bit in firmware

A shutdown condition is indicated by the CCP1ASE (Auto-Shutdown Event Status) bit of the CCP1AS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

The CCP1ASE bit is set to '1'. The CCP1ASE will remain set until cleared in firmware or an auto-restart occurs (see Section 24.4.3 "Auto-Restart Mode").

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [P1A] and [P1B. The state of each pin pair is determined by the PSS1AC and PSS1BD bits of the CCP1AS register. Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

Note 1: The auto-shutdown condition is a levelbased signal, not an edge-based signal. As long as the level is present, the autoshutdown will persist.

- 2: Writing to the CCP1ASE bit is disabled while an auto-shutdown condition persists.
- 3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.





FIGURE 24-10: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (P1RSEN = 0)

24.4.3 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the autoshutdown condition has been removed. Auto-restart is enabled by setting the P1RSEN bit in the PWM1CON register.

If auto-restart is enabled, the CCP1ASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the CCP1ASE bit will be cleared via hardware and normal operation will resume.





24.4.4 PROGRAMMABLE DEAD-BAND DELAY MODE

In half-bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shootthrough current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable deadband delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 24-12 for illustration. The lower seven bits of the associated PWM1CON register (Register 24-3) sets the delay period in terms of microcontroller instruction cycles (Tcy or 4 Tosc).

FIGURE 24-12: EXAMPLE OF HALF-BRIDGE PWM OUTPUT





FIGURE 24-13: EXAMPLE OF HALF-BRIDGE APPLICATIONS



24.4.5 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.


Once the Single Output mode is selected (CCP1M<3:2> = 11 and P1M<1:0> = 00 of the CCP1CON register), the user firmware can bring out the same PWM signal to one or two output pins by setting the appropriate STR1 bits of the PSTR1CON register, as shown in Table 24-8.

Note:	The associated TRIS bits must be set to
	output ('0') to enable the pin output driver
	in order to see the PWM signal on the pin.

While the PWM Steering mode is active, the CCP1M<1:0> bits of the CCP1CON register determine the polarity of the output pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in Section 24.4.2 "Enhanced PWM Auto-Shutdown Mode". An autoshutdown event will only affect pins that have PWM outputs enabled.

FIGURE 24-14: SIMPLIFIED STEERING BLOCK DIAGRAM



- the CCP1CON register bits P1M<1:0> = 00 and CCP1M<3:2> = 11.
 - **2:** Single PWM output requires setting at least one of the STR1 bits.

24.4.5.1 Steering Synchronization

The STR1SYNC bit of the PSTR1CON register gives the user two selections of when the steering event will happen. When the STR1SYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTR1CON register. In this case, the output signal at the output pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STR1SYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 24-15 and 24-16 illustrate the timing diagrams of the PWM steering depending on the STR1SYNC setting.


24.4.6 START-UP CONSIDERATIONS

When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.


The CCP1M<1:0> bits of the CCP1CON register allow the user to choose whether the PWM output signals are active-high or active-low for each of the PWM output pins (P1A and P1B). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enabled is not recommended since it may result in damage to the application circuits.

The P1A and P1B output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMR2IF bit of the PIR1 register being set as the second PWM period begins.

Note: When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch device in the Off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).







24.4.7 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	RXDTSEL	SDOSEL	SSSEL	_	T1GSEL	TXCKSEL	P1BSEL	CCP1SEL	110
CCP1CON	P1M·	<1:0>	DC1E	3<1:0>		CCP1	M<3:0>		205
CCP1AS	CCP1ASE	(CCP1AS<2:0	>	PSS1A	C<1:0>	PSS1B	D<1:0>	206
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
PR2	Timer2 Peric	d Register							173*
PSTR1CON	_	—	—	STR1SYNC	Reserved	Reserved	STR1B	STR1A	207
PWM1CON	P1RSEN				P1DC<6:0>				207
T2CON	-		T2OUT	PS<3:0>		TMR2ON	T2CKP	'S<1:0>	175
TMR2	Timer2 Modu	ule Register							173
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113

TABLE 24-9: SUMMARY OF REGISTERS ASSOCIATED WITH ENHANCED PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

* Page provides register information.

REGISTER 24-1: CCP1CON: CCP1 CONTROL REGISTER

R/W-00	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
P1I	P1M<1:0>		3<1:0>	CCP1M<3:0>						
bit 7							bit (
Legend:						(0)				
R = Readable		W = Writable b		•	ented bit, read as					
u = Bit is unch	anged	x = Bit is unkno		-n/n = Value at	POR and BOR/	/alue at all other	Reset			
'1' = Bit is set		'0' = Bit is clear	red							
bit 7-6	P1M<1:0>: E	nhanced PWM Ou	utput Configurat	ion bits						
	<u>Capture mode</u> Unused	<u>9:</u>								
	<u>Compare mod</u> Unused	de:								
	PWM mode:									
	If CCP1M<	<u>3:2> = 00, 01, 10:</u>								
	xx = P1A assigned as Capture/Compare input; P1B assigned as port pins ⁽¹⁾									
	<u>If CCP1M<3:2> = 11:</u> 00 = Single output; P1A modulated; P1B assigned as port pins									
	00 = Singl 01 = Rese		dulated; P1B as	signed as port pir	IS					
		 10 = Reserved 10 = Half-Bridge output; P1A, P1B modulated with dead-band control 								
	11 = Rese	rved	-							
bit 5-4	DC1B<1:0>:	PWM Duty Cycle	Least Significar	it bits						
	Capture mode: Unused									
	<u>Compare mod</u> Unused	<u>de:</u>								
	<u>PWM mode:</u> These bits are	e the two LSbs of	the PWM duty o	cycle. The eight M	ISbs are found in	CCPR1L.				
bit 3-0	CCP1M<3:0>	ECCP1 Mode S	elect bits							
	0000 = Cap	ture/Compare/PW	M off (resets E0	CCP1 module)						
	0001 = Res									
		pare mode: toggle	e output on mat	ch						
	0011 = Reserved									
	0100 = Cap	ture mode: every	falling edge							
		ture mode: every								
	0110 = Cap	ture mode: every	4th rising edge							
	0111 = Cap	ture mode: every	16th rising edge	2						
	1000 = Com	pare mode: initial	ize ECCP1 pin	low; set output on	compare match	(set CCP1IF)				
		, pare mode: initial								
		ipare mode: gene			•	• • •				
		npare mode: Spec D module is enabl		r (CCP1 resets T	imer, sets CCP1	IF bit, and starts	A/D conversior			
	PWM mode:									
		M mode: P1A activ	/e-high; P1B ac	tive-high						
	1101 = PWN	M mode: P1A activ	/e-high; P1B ac	tive-low						
		M mode: P1A activ	-	•						
	1111 - DM/	M mode · D1A activ	I LOW: D1P act							

1111 = PWM mode: P1A active-low; P1B active-low

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
CCP1ASE		CCP1AS<2:0>	•	PSS1AC<1:0> PSS1BD<1:0>						
bit 7				·			bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
u = Bit is uncl	nanged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is clea	ared							
bit 7	CCP1ASE: CCP1 Auto-Shutdown Event Status bit									
	 1 = A shutdown event has occurred; CCP1 outputs are in shutdown state 0 = CCP1 outputs are operating 									
bit 6-4	CCP1AS<2:0>: CCP1 Auto-Shutdown Source Select bits									
	000 = Auto-shutdown is disabled									
	001 = Comparator C1 output low ⁽¹⁾									
	010 = Reserved 011 = Either Comparator C1 output low ⁽¹⁾									
	100 = Vil on INT pin									
	101 = VIL on INT pin or Comparator C1 low ⁽¹⁾									
	110 = Reserved 111 = Vi∟ on INT pin or Comparator C1 low ⁽¹⁾									
bit 3-2		:0>: Pin P1A Sh	utdown State	Control bits						
		00 = Drive pin P1A to '0'								
	01 = Drive pin P1A to '1' 1x = Pin P1A tri-state									
bit 1-0	PSS1BD<1	:0>: Pin P1B Sh	utdown State (Control bits						
	00 = Drive	pin P1B to '0'								
		pin P1B to '1'								
	1x = Pin P1	1B tri-state								

REGISTER 24-2: CCP1AS: CCP1 AUTO-SHUTDOWN CONTROL REGISTER

Note 1: If C1SYNC is enabled, the shutdown will be delayed by Timer1.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
P1RSEN				P1DC<6:0>							
bit 7							bit 0				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is se	et	'0' = Bit is cle	ared								
bit 7	P1RSEN: P	WM Restart Ena	able bit								
		1 = Upon auto-shutdown, the CCP1ASE bit clears automatically once the shutdown event goes									
	,	he PWM restarts		,							
	0 = Upon a	uto-shutdown, C	CP1ASE mus	st be cleared in s	sontware to res	tart the PWM					
bit 6-0	P1DC<6:0>	: PWM Delay Co	ount bits								
		umber of Fosc/ nould transition	()				a PWM signal				
	· · · · · · · · · · · · · · · · · · ·	::: T . O	0								
Note 1: B	it resets to '0' w	vith Two-Speed	Start-up and L	P, XI or HS sel	ected as the O	scillator mode	or Fall-Safe				

REGISTER 24-3: PWM1CON: ENHANCED PWM CONTROL REGISTER

REGISTER 24-4: PSTR1CON: PWM STEERING CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1
—	—	_	STR1SYNC	Reserved	Reserved	STR1B	STR1A
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	STR1SYNC: Steering Sync bit
	 1 = Output steering update occurs on next PWM period 0 = Output steering update occurs at the beginning of the instruction cycle boundary
bit 3-2	Reserved: Read as '0'. Maintain these bits clear.
bit 1	STR1B: Steering Enable bit B
	1 = P1B pin has the PWM waveform with polarity control from CCP1M<1:0>
	0 = P1B pin is assigned to port pin
bit 0	STR1A: Steering Enable bit A
	1 = P1A pin has the PWM waveform with polarity control from CCP1M<1:0>
	0 = P1A pin is assigned to port pin

Note 1: The PWM Steering mode is available only when the CCP1CON register bits CCP1M<3:2> = 11 and P1M<1:0> = 00.

© 2012 Microchip Technology Inc.

mode is enabled.

PIC12LF1840T39A

NOTES:

25.0 MASTER SYNCHRONOUS SERIAL PORT MODULE

25.1 Master SSP (MSSP1) Module Overview

The Master Synchronous Serial Port (MSSP1) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP1 module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy-chain connection of slave devices

Figure 25-1 is a block diagram of the SPI interface module.






PIC12LF1840T39A


The I^2C interface supports the following modes and features:

- · Master mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited multi-master support
- 7-bit and 10-bit addressing
- · Start and Stop interrupts
- Interrupt masking
- Clock stretching
- · Bus collision detection
- · General call address matching
- Address masking
- · Address Hold and Data Hold modes
- Selectable SDA hold times

Figure 25-2 is a block diagram of the I^2C interface module in Master mode. Figure 25-3 is a diagram of the I^2C interface module in Slave mode.

FIGURE 25-2: MSSP1 BLOCK DIAGRAM (I²C[™] MASTER MODE)





25.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select.

The SPI bus specifies four signal connections:

- Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data In (SDI)
- Slave Select (SS)

Figure 25-1 shows the block diagram of the MSSP1 module when operating in SPI mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 25-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 25-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information out on its SDO output pin, which is connected to, and received by, the master's SDI input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register.

During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on

its SDO pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDO pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.


Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.





25.2.1 SPI MODE REGISTERS

The MSSP1 module has five registers for SPI mode operation. These are:

- MSSP1 STATUS register (SSP1STAT)
- MSSP1 Control register 1 (SSP1CON1)
- MSSP1 Control register 3 (SSP1CON3)
- MSSP1 Data Buffer register (SSP1BUF)
- MSSP1 Address register (SSP1ADD)
- MSSP1 Shift register (SSP1SR) (Not directly accessible)

SSP1CON1 and SSP1STAT are the control and STATUS registers in SPI mode operation. The SSP1CON1 register is readable and writable. The lower 6 bits of the SSP1STAT are read-only. The upper two bits of the SSP1STAT are read/write.

In one SPI master mode, SSP1ADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in Section 25.7 "Baud Rate Generator".

SSP1SR is the shift register used for shifting data in and out. SSP1BUF provides indirect access to the SSP1SR register. SSP1BUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSP1SR and SSP1BUF together create a buffered receiver. When SSP1SR receives a complete byte, it is transferred to SSP1BUF and the SSP1IF interrupt is set.

During transmission, the SSP1BUF is not buffered. A write to SSP1BUF will write to both SSP1BUF and SSP1SR.

© 2012 Microchip Technology Inc.

25.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSP1CON1<5:0> and SSP1STAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK1 is the clock output)
- · Slave mode (SCK1 is the clock input)
- Clock Polarity (Idle state of SCK1)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK1)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

To enable the serial port, SSP1 Enable bit, SSP1EN of the SSP1CON1 register must be set. To reset or reconfigure SPI mode, clear the SSP1EN bit, re-initialize the SSP1CONx registers and then set the SSP1EN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI must have corresponding TRIS bit set
- SDO must have corresponding TRIS bit cleared
- SCK (Master mode) must have corresponding TRIS bit cleared
- SCK (Slave mode) must have corresponding
 TRIS bit set
- SS must have corresponding TRIS bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSP1 consists of a transmit/receive shift register (SSP1SR) and a buffer register (SSP1BUF). The SSP1SR shifts the data in and out of the device, MSb first. The SSP1BUF holds the data that was written to the SSP1SR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSP1BUF register. Then, the Buffer Full detect bit, BF of the SSP1STAT register, and the interrupt flag bit, SSP1IF, are set. This double-buffering of the received data (SSP1BUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSP1BUF register during transmission/reception of data will be ignored and the Write Collision detect bit. WCOL. of the SSP1CON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSP1BUF register to complete successfully.

When the application software is expecting to receive valid data, the SSP1BUF should be read before the next byte of data to transfer is written to the SSP1BUF. The Buffer Full bit, BF of the SSP1STAT register, indicates when SSP1BUF has been loaded with the received data (transmission is complete). When the SSP1BUF is read, the BF bit is cleared. This data may be irrelevant if the SP1 is only a transmitter. Generally, the MSSP1 interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSP1SR is not directly readable or writable and can only be accessed by addressing the SSP1BUF register. Additionally, the SSP1STAT register indicates the various Status conditions.





25.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 25-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSP1BUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSP1SR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSP1BUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSP1CON1 register and the CKE bit of the SSP1STAT register. This then, would give waveforms for SPI communication as shown in Figure 25-6, Figure 25-8 and Figure 25-9, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSP1ADD + 1))

Figure 25-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSP1BUF is loaded with the received data is shown.

Write to SSP1BUF SCK (CKP = 0 $\dot{C}KE = 0$) SCK (CKP = 1 $\dot{C}KE = 0$) 4 Clock Modes SCK (CKP = 0 CKE = 1) SCK (CKP = 1 CKE = 1) bit 6 bit 2 SDO bit 7 bit 5 bit 4 bit 3 bit 1 bit 0 (CKE = 0)bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 SDO (CKE = 1) SDI (SMP = 0)bit 7 bit 0 Input Sample (SMP = 0)SDI (SMP = 1) bit 7 hi 0 Input Sample (SMP = 1)1 SSP1IF SSP1SR to SSP1BUF

FIGURE 25-6: SPI MODE WAVEFORM (MASTER MODE)

25.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCK. When the last bit is latched, the SSP1IF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit of the SSP1CON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCK pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

25.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 25-7 shows the block diagram of a typical daisy-chain connection when operating in SPI mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSP1CON3 register will enable writes to the SSP1BUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

25.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSP1CON1<3:0> = 0100).

When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven.


When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

Note 1:	When the SPI is in Slave mode with \overline{SS} pin control enabled (SSP1CON1<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
2:	When the SPI is used in Slave mode with CKE set; the user must enable SS pin control.
3:	While operated in SPI Slave mode the SMP bit of the SSP1STAT register must


When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSP1EN bit.

remain clear.

FIGURE 25-7: SPI DAISY-CHAIN CONNECTION











FIGURE 25-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



25.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP1 clock is much faster than the system clock.

In Slave mode, when MSSP1 interrupts are enabled, after the master completes sending data, an MSSP1 interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP1 interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP1 interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_			ANSA4		ANSA2	ANSA1	ANSA0	114
APFCON	RXDTSEL	SDOSEL	SSSEL		T1GSEL	TXCKSEL	P1BSEL	CCP1SEL	110
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
SSP1BUF	SSP1BUF Synchronous Serial Port Receive Buffer/Transmit Register				213*				
SSP1CON1	WCOL	SSP10V	SSP1EN	CKP		SSP1N	<3:0>		259
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	261
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	258
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113

TABLE 25-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP1 in SPI mode.

* Page provides register information.

25.3 I²C MODE OVERVIEW

The Inter-Integrated Circuit (I²C) bus is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A slave device is controlled through addressing.

The I²C bus specifies two signal connections:

- · Serial Clock (SCL)
- Serial Data (SDA)

Figure 25-11 shows the block diagram of the MSSP1 module when operating in I²C mode.

Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 25-11 shows a typical connection between two processors configured as master and slave devices.

The I^2C bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode
 (master is transmitting data to a slave)
- Master Receive mode
 (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDA line while the SCL line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

FIGURE 25-11: I²C MASTER/ SLAVE CONNECTION



The Acknowledge bit (\overline{ACK}) is an active-low signal, which holds the SDA line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCL line is held low. Transitions that occur while the SCL line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an \overrightarrow{ACK} bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an \overline{ACK} bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDA line while the SCL line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in Receive mode.

The I²C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCL line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDA line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

25.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

25.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a master device, it also must stop driving the SCL line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message. Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

25.4 I²C Mode Operation

All MSSP1 I²C communication is byte oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the PIC[®] microcontroller and user software. Two pins, SDA and SCL, are exercised by the module to communicate with other external I²C devices.

25.4.1 BYTE FORMAT

All communication in I^2C is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCL, is provided by the master. Data is valid to change while the SCL signal is low, and sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, explained below.

25.4.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I²C communication that have definitions specific to I²C. That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Phillips I²CTM specification.

25.4.3 SDA AND SCL PINS

Selection of any I²C mode with the SSP1EN bit set, forces the SCL and SDA pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note: Data is tied to output zero when an I²C mode is enabled.

25.4.4 SDA HOLD TIME

The hold time of the SDA pin is selected by the SDAHT bit of the SSP1CON3 register. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 25-2:	I ² C BUS TERMS
-------------	----------------------------

TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and termi- nates a transfer.
Slave	The device addressed by the mas- ter.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDA and SCL lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSP1ADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/\overline{W} bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCL low to stall communication.
Bus Collision	Any time the SDA line is sampled low by the module while it is out- putting and expected high state.

25.4.5 START CONDITION

The I^2C specification defines a Start condition as a transition of SDA from a high to a low state while SCL line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 25-10 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDA line low before asserting it low. This does not conform to the I²C specification that states no bus collision can occur on a Start.

25.4.6 STOP CONDITION

A Stop condition is a transition of the SDA line from low-to-high state while the SCL line is high.

Note:	At least one SCL low time must appear
	before a Stop is valid, therefore, if the SDA
	line goes low then high again while the SCL
	line stays high, only the Start condition is
	detected.

25.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave.


In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/\overline{W} bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with R/\overline{W} clear in 10-Bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with R/\overline{W} clear, or high address match fails.


25.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSP1CON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.

FIGURE 25-12: I²C START AND STOP CONDITIONS







25.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an ACK is placed in the ACKSTAT bit of the SSP1CON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSP1CON3 register are clear.

There are certain conditions where an \overline{ACK} will not be sent by the slave. If the BF bit of the SSP1STAT register or the SSP1OV bit of the SSP1CON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCL on the bus, the ACKTIM bit of the SSP1CON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

25.5 I²C SLAVE MODE OPERATION

The MSSP1 Slave mode operates in one of four modes selected in the SSP1M bits of the SSP1CON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSP1IF additionally getting set upon detection of a Start, Restart or Stop condition.

25.5.1 SLAVE MODE ADDRESSES

The SSP1ADD register (Register 25-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSP1BUF register and an interrupt is generated. If the value does not match, the module goes Idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 25-5) affects the address matching process. See **Section 25.5.9 "SSP1 Mask Register"** for more information.

25.5.1.1 I²C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

25.5.1.2 I²C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb's of the 10-bit address and stored in bits 2 and 1 of the SSP1ADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSP1ADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSP1ADD. Even if there is not an address match; SSP1IF and UA are set, and SCL is held low until SSP1ADD is updated to receive a high byte again. When SSP1ADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

25.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSP1STAT register is cleared. The received address is loaded into the SSP1BUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSP1STAT register is set, or bit SSP1OV of the SSP1CON1 register is set. The BOEN bit of the SSP1CON3 register modifies this operation. For more information see Register 25-4.

An MSSP1 interrupt is generated for each transferred data byte. Flag bit, SSP1IF, must be cleared by software.

When the SEN bit of the SSP1CON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSP1CON1 register, except sometimes in 10-Bit mode. See Section 25.2.3 "SPI Master Mode" for more detail.

25.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP1 module configured as an I^2C Slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 25-13 and Figure 25-14 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish $\mathsf{I}^2\mathsf{C}$ communication.


- 1. Start bit detected.
- 2. S bit of SSP1STAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSP1IF bit.
- 5. Software clears the SSP1IF bit.
- 6. Software reads received address from SSP1BUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDA low sending an ACK to the master, and sets SSP1IF bit.
- 10. Software clears SSP1IF.
- 11. Software reads the received byte from SSP1BUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the Master.
- 13. Master sends Stop condition, setting P bit of SSP1STAT, and the bus goes Idle.


25.5.2.2 7-bit Reception with AHEN and DHEN


Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.

This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 25-15 displays a module using both address and data holding. Figure 25-16 includes the operation with the SEN bit of the SSP1CON2 register set.

- 1. S bit of SSP1STAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSP1IF is set and CKP cleared after the 8th falling edge of SCL.
- 3. Slave clears the SSP1IF.
- Slave can look at the ACKTIM bit of the SSP1CON3 register to determine if the SSP1IF was after or before the ACK.
- 5. Slave reads the address value from SSP1BUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSP1IF is set after an \overline{ACK} , not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSP1IF.
 - Note: SSP1IF is still set after the 9th falling edge of SCL, even if there is no clock stretching and BF has been cleared. Only if NACK is sent to Master is SSP1IF not set.
- 11. SSP1IF set and CKP cleared after 8th falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSP1CON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSP1BUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt-on-Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.








© 2012 Microchip Technology Inc.

Preliminary



25.5.3 SLAVE TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSP1STAT register is set. The received address is loaded into the SSP1BUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see Section 25.5.6 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSP1BUF register which also loads the SSP1SR register. Then the SCL pin should be released by setting the CKP bit of the SSP1CON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSP1CON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes Idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSP1BUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP1 interrupt is generated for each data transfer byte. The SSP1IF bit must be cleared by software and the SSP1STAT register is used to determine the status of the byte. The SSP1IF bit is set on the falling edge of the ninth clock pulse.


25.5.3.1 Slave Mode Bus Collision

A slave receives a read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSP1CON3 register is set, the BCL1IF bit of the PIRx register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCL1IF bit to handle a slave bus collision.

25.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 25-17 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSP1STAT is set; SSP1IF is set if interrupt-on-Start detect is enabled.
- 3. Matching address with R/W bit set is received by the Slave setting SSP1IF bit.
- 4. Slave hardware generates an ACK and sets SSP1IF.
- 5. SSP1IF bit is cleared by user.
- 6. Software reads the received address from SSP1BUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSP1BUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSP1IF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSP1IF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSP1IF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



25.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSP1CON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSP1IF interrupt is set.

Figure 25-18 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.


- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSP1STAT is set; SSP1IF is set if interrupt-on-Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCL line the CKP bit is cleared and SSP1IF interrupt is generated.
- 4. Slave software clears SSP1IF.
- Slave software reads ACKTIM bit of SSP1CON3 register, and R/W and D/A of the SSP1STAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSP1BUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets the ACKDT bit of the SSP1CON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCL.
- 9. Master clocks in the \overline{ACK} value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSP1IF after the ACK if the R/W bit is set.
- 11. Slave software clears SSP1IF.
- 12. Slave loads value to transmit to the master into SSP1BUF setting the BF bit.

Note: <u>SSP1</u>BUF cannot be loaded until after the ACK.

13. Slave sets CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an ACK value on the 9th SCL pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSP1CON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not \overline{ACK} the slave releases the bus, allowing the master to send a Stop and end the communication.

Note: Master must send a not ACK on the last byte to ensure that the slave releases the SCL line to receive a Stop.





25.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP1 module configured as an I^2C Slave in 10-bit Addressing mode.

Figure 25-19 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I²C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSP1STAT is set; SSP1IF is set if interrupt-on-Start detect is enabled.
- 3. Master sends matching high address with R/\overline{W} bit clear; UA bit of the SSP1STAT register is set.
- 4. Slave sends ACK and SSP1IF is set.
- 5. Software clears the SSP1IF bit.
- 6. Software reads received address from SSP1BUF clearing the BF flag.
- 7. Slave loads low address into SSP1ADD, releasing SCL.
- 8. Master sends matching low address byte to the Slave; UA bit is set.

Note: Updates to the SSP1ADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSP1IF is set.


Note: If the low address does not match, SSP1IF and UA are still set so that the slave software can set SSP1ADD back to the high address. BF is not set because there is no match. CKP is unaffected.


- 10. Slave clears SSP1IF.
- 11. Slave reads the received matching address from SSP1BUF clearing BF.
- 12. Slave loads high address into SSP1ADD.
- 13. Master clocks a data byte to the slave and clocks out the slaves ACK on the 9th SCL pulse; SSP1IF is set.
- 14. If SEN bit of SSP1CON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSP1IF.
- 16. Slave reads the received byte from SSP1BUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


25.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSP1ADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 25-20 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 25-21 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.







25.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCL line low, effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCL.

The CKP bit of the SSP1CON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. Setting CKP will release SCL and allow more communication.

25.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSP1STAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSP1BUF with data to transfer to the master. If the SEN bit of SSP1CON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSP1BUF was read before the 9th falling edge of SCL.
 - 2: Previous versions of the module did not stretch the clock for a transmission if SSP1BUF was loaded before the 9th falling edge of SCL. It is now always cleared for read requests.

25.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCL is stretched without CKP being cleared. SCL is released immediately after a write to SSP1ADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.


25.5.6.3 Byte NACKing


When the AHEN bit of SSP1CON3 is set; CKP is cleared by hardware after the 8th falling edge of SCL for a received matching address byte. When the DHEN bit of SSP1CON3 is set; CKP is cleared after the 8th falling edge of SCL for received data.

Stretching after the 8th falling edge of SCL allows the slave to look at the received address or data and decide if it wants to ACK the received data.

25.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2C bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 25-22).





25.5.8 GENERAL CALL ADDRESS SUPPORT


The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the I^2C protocol, defined as address 0x00. When the GCEN bit of the SSP1CON2 register is set, the slave module will automatically ACK the reception of this address, regardless of the value stored in SSP1ADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave software can read SSP1BUF and respond. Figure 25-23 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-Bit mode.

If the AHEN bit of the SSP1CON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCL. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.

FIGURE 25-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE



25.5.9 SSP1 MASK REGISTER

An SSP1 Mask (SSP1MSK) register (Register 25-5) is available in I²C Slave mode as a mask for the value held in the SSP1SR register during an address comparison operation. A zero ('0') bit in the SSP1MSK register has the effect of making the corresponding bit of the received address a "don't care."

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP1 operation until written with a mask value.

The SSP1 Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSP1 mask has no effect during the reception of the first (high) byte of the address.

25.6 I²C MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSP1M bits in the SSP1CON1 register and by setting the SSP1EN bit. In Master mode, the SCL and SDA lines are set as inputs and are manipulated by the MSSP1 hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP1 module is disabled. Control of the I²C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I²C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDA and SCL lines.

The following events will cause the SSP1 Interrupt Flag bit, SSP1IF, to be set (SSP1 interrupt, if enabled):

- Start condition detected
- Stop condition detected
- Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated
 - Note 1: The MSSP1 module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSP1BUF register to initiate transmission before the Start condition is complete. In this case, the SSP1BUF will not be written to and the WCOL bit will be set, indicating that a write to the SSP1BUF did not occur
 - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

25.6.1 I²C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCL. See Section 25.7 "Baud Rate Generator" for more detail.

25.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSP1ADD<7:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 25-25).

FIGURE 25-25: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



25.6.3 WCOL STATUS FLAG

If the user writes the SSP1BUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSP1BUF was attempted while the module was not Idle.


Note:	Because queueing of events is not
	allowed, writing to the lower five bits of
	SSP1CON2 is disabled until the Start
	condition is complete.

25.6.4 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN bit of the SSP1CON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSP1ADD<7:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (Tpwrt), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit of the SSP1STAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSP1ADD<7:0> and resumes its count. When the Baud Rate Generator times out (Tpwrt), the SEN bit of the SSP1CON2 register will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCL1IF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.
 - **2:** The Philips I²C Specification states that a bus collision cannot occur on a Start.

FIGURE 25-26: FIRST START BIT TIMING



25.6.5 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit of the SSP1CON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (Tpwrt). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one Tpwrt. This action is then followed by assertion of the SDA pin (SDA = 0) for one Tpwrt while SCL is high. SCL is asserted low. Following this, the RSEN bit of the SSP1CON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSP1STAT register will be set. The SSP1IF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - 2: A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.




FIGURE 25-27: REPEAT START CONDITION WAVEFORM

25.6.6 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSP1BUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an \overline{ACK} bit during the ninth bit time if an address match occurred, or if data was received properly. The status of \overline{ACK} is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSP1IF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSP1BUF, leaving SCL low and SDA unchanged (Figure 25-27).

After the write to the SSP1BUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSP1CON2 register. Following the falling edge of the ninth clock transmission of the address, the SSP1IF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSP1BUF takes place, holding SCL low and allowing SDA to float.

25.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSP1STAT register is set when the CPU writes to SSP1BUF and is cleared when all eight bits are shifted out.

25.6.6.2 WCOL Status Flag

If the user writes the SSP1BUF when a transmit is already in progress (i.e., SSP1SR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

25.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSP1CON2 register is cleared when the slave has sent an Acknowledge ($\overline{ACK} = 0$) and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

25.6.6.4 Typical Transmit Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSP1CON2 register.
- 2. SSP1IF is set by hardware on completion of the Start.
- 3. SSP1IF is cleared by software.
- 4. The MSSP1 module will wait the required start time before any other operation takes place.
- 5. The user loads the SSP1BUF with the slave address to transmit.
- 6. Address is shifted out the SDA pin until all 8 bits are transmitted. Transmission begins as soon as SSP1BUF is written to.
- The MSSP1 module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSP1CON2 register.
- The MSSP1 module generates an interrupt at the end of the ninth clock cycle by setting the SSP1IF bit.
- 9. The user loads the SSP1BUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP1 module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSP1CON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSP1CON2 register. Interrupt is generated once the Stop/Restart condition is complete.



25.6.7 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN bit of the SSP1CON2 register.

Note:	The MSSP1 module must be in an Idle
	state before the RCEN bit is set or the
	RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSP1SR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSP1SR are loaded into the SSP1BUF, the BF flag bit is set, the SSP1IF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP1 is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSP1CON2 register.

25.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSP1BUF from SSP1SR. It is cleared when the SSP1BUF register is read.

25.6.7.2 SSP1OV Status Flag


In receive operation, the SSP1OV bit is set when eight bits are received into the SSP1SR and the BF flag bit is already set from a previous reception.

25.6.7.3 WCOL Status Flag

If the user writes the SSP1BUF when a receive is already in progress (i.e., SSP1SR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

25.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSP1CON2 register.
- 2. SSP1IF is set by hardware on completion of the Start.
- 3. SSP1IF is cleared by software.
- 4. User writes SSP1BUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSP1BUF is written to.
- The MSSP1 module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSP1CON2 register.
- The MSSP1 module generates an interrupt at the end of the ninth clock cycle by setting the SSP1IF bit.
- 8. User sets the RCEN bit of the SSP1CON2 register and the master clocks in a byte from the slave.
- 9. After the 8th falling edge of SCL, SSP1IF and BF are set.
- 10. Master clears SSP1IF and reads the received byte from SSP1UF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit of the SSP1CON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the slave and SSP1IF is set.
- 13. User clears SSP1IF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.



25.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSP1CON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP1 module then goes into Idle mode (Figure 25-29).

25.6.8.1 WCOL Status Flag

If the user writes the SSP1BUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write does not occur).


25.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSP1CON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSP1STAT register is set. A TBRG later, the PEN bit is cleared and the SSP1IF bit is set (Figure 25-30).

25.6.9.1 WCOL Status Flag

If the user writes the SSP1BUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

FIGURE 25-30: ACKNOWLEDGE SEQUENCE WAVEFORM






FIGURE 25-31: STOP CONDITION RECEIVE OR TRANSMIT MODE

25.6.10 SLEEP OPERATION

While in Sleep mode, the I²C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP1 interrupt is enabled).

25.6.11 EFFECTS OF A RESET

A Reset disables the MSSP1 module and terminates the current transfer.

25.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP1 module is disabled. Control of the I²C bus may be taken when the P bit of the SSP1STAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCL1IF bit.

The states where arbitration can be lost are:

- Address Transfer
- · Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

25.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCL1IF, and reset the I²C port to its Idle state (Figure 25-31).


If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSP1BUF can be written to. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSP1CON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSP1IF bit will be set.

A write to the SSP1BUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSP1STAT register, or the bus is Idle and the S and P bits are cleared.



25.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 25-32).
- b) SCL is sampled low before SDA is asserted low (Figure 25-33).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- · the BCL1IF flag is set and
- the MSSP1 module is reset to its Idle state (Figure 25-32).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 25-34). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.






FIGURE 25-33: BUS COLLISION DURING START CONDITION (SDA ONLY)







25.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user releases SDA and the pin is allowed to float high, the BRG is loaded with SSP1ADD and counts down to zero. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 25-35). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 25-36.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.



FIGURE 25-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)

FIGURE 25-37: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



25.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSP1ADD and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 25-37). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 25-38).

FIGURE 25-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 25-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIE2	OSFIE	_	C1IE	EEIE	BCL1IE	_	_	—	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
PIR2	OSFIF	_	C1IF	EEIF	BCL1IF	_	_	_	87
SSP1ADD	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	262
SSP1BUF	Synchronous	s Serial Port F	Receive Buffer	/Transmit Reg	gister				213*
SSP1CON1	WCOL	SSP10V	SSP1EN	CKP		SSP1M	<3:0>		259
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	260
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	261
SSP1MSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	262
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	258
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113

TABLE 25-3: SUMMARY OF REGISTERS ASSOCIATED WITH I²C[™] OPERATION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in I²C[™] mode.

* Page provides register information.

25.7 BAUD RATE GENERATOR

The MSSP1 module has a Baud Rate Generator available for clock generation in both I²C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSP1ADD register (Register 25-6). When a write occurs to SSP1BUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 25-39 triggers the value from SSP1ADD to be loaded into the BRG counter. This occurs twice for each oscillation of the


module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP1 is being operated in.

Table 25-4demonstratesclockratesbasedoninstructioncyclesandtheBRGvalueloadedintoSSP1ADD.

EQUATION 25-1:

$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

FIGURE 25-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSP1ADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 25-4: MSSP1 CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz ⁽¹⁾
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz ⁽¹⁾
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

REGISTER 25-1: SSP1STAT: SSP1 STATUS REGISTER

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7						-	bit 0
Legend:							
R = Readable b	bit	W = Writable b	t		ented bit, read as		
u = Bit is uncha	anged	x = Bit is unkno	own	-n/n = Value at	POR and BOR/V	alue at all other f	Resets
'1' = Bit is set		'0' = Bit is clear	ed				
bit 7		a Input Sample bi	t				
	<u>SPI Master mo</u> 1 = Input data	<u>ide:</u> sampled at end d	of data output tir	me			
	•	sampled at midd	•				
	<u>SPI Slave mod</u> SMP must be o	l <u>e:</u> cleared when SP	l is used in Slav	ve mode			
	In I ² C Master of	or Slave mode:					
		control disabled control enabled f	•	•	(Hz and 1 MHz)		
bit 6		k Edge Select bi	• •	· · · ·			
	In SPI Master	-	. (0. 1	<i>,</i>			
		ccurs on transitio					
	0 = Transmit o In I ² C™ mode	ccurs on transitio	n from Idle to a	ctive clock state			
			resholds are co	ompliant with SM	Bus specification		
	•	Bus specific inp					
bit 5	D/A: Data/Add	ress bit (I ² C mod	e only)				
		hat the last byte r					
		nat the last byte r	eceived or tran	smitted was add	ress		
bit 4	P: Stop bit	. This hit is slear	a al coula a va Ala a DAG				
		nat a Stop bit has			disabled, SSP1EN	N IS cleared.)	
		is not detected la			on Resety		
bit 3	S: Start bit						
					disabled, SSP1EN	l is cleared.)	
		nat a Start bit has as not detected la		last (this bit is '0)' on Reset)		
bit 2	R/W : Read/Wr	ite bit informatior	(I ² C mode only	V)			
	This bit holds th	ne R/W bit inform	atio <u>n follo</u> wing t		natch. This bit is c	only valid from the	address match
	to the next Star In I ² C Slave m	rt bit, Stop bit, or	not ACK bit.				
	1 = Read	oue.					
	0 = Write						
	In I ² C Master r						
	1 = Transmit i	is in progress is not in progress					
				CEN or ACKEN	will indicate if the	MSSP1 is in Idle	mode.
bit 1	-	dress bit (10-bit					
	1 = Indicates th	hat the user need	Is to update the		SSP1ADD registe	r	
		pes not need to b	e updated				
bit 0	BF: Buffer Full						
		and I ² C modes): pmplete, SSP1BL	IF is full				
		of complete, SSP IBC					
	<u>Transmit (I²C r</u>	node only):					
	1 = Data transi	mit in progress (c			op bits), SSP1BU		
	0 = Data transi	mit complete (do	es not include th	ne ACK and Stop	bits), SSP1BUF	is empty	

REGISTER 25-2: SSP1CON1: SSP1 CONTROL REGISTER 1

R/C/HS-0/0	R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
WCOL	SSP10V	SSP1EN	CKP		SSP1	M<3:0>		
pit 7							bit	
_egend:								
R = Readable bi	t	W = Writable bit		U = Unimpleme	nted bit, read as '0	,		
u = Bit is unchar	nged	ed x = Bit is unknown -n/n = Value at POR and BOR/Value at all other						
'1' = Bit is set		'0' = Bit is cleared HS = Bit is set by hardware C = User cleared						
pit 7	Master mode: 1 = A write to the 0 = No collisione Slave mode:	n BUF register is writte				valid for a transmis cleared in software)	sion to be starte	
pit 6	SSP1OV: Recei In SPI mode: 1 = A new byte is lost. Ove data, to avo initiated by 0 = No overflow In I ² C mode: 1 = A byte is re	ve Overflow Indica is received while the rflow can only occu- oid setting overflow writing to the SSP w eccived while the st be cleared in so	ne SSP1BUF regi ur in Slave mode. r. In Master mode 1BUF register (m SSP1BUF regist	In Slave mode, the the overflow bit is ust be cleared in so	e user must read the not set since each oftware).	case of overflow, the e SSP1BUF, even if new reception (and SP1OV is a "don't	only transmitting transmission) is	
bit 5	 SSP1EN: Synchronous Serial Port Enable bit In both modes, when enabled, these pins must be properly configured as input or output In SPI mode: 1 = Enables serial port and configures SCK, SDO, SDI and SS as the source of the serial port pins⁽²⁾ 0 = Disables serial port and configures these pins as I/O port pins In ²C mode: 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins⁽³⁾ 0 = Disables serial port and configures these pins as I/O port pins 							
bit 4	0 = Idle state for In I ² C Slave mod SCL release cor 1 = Enable clock	clock is a high le clock is a low lev <u>de:</u> htrol k low (clock stretch) <u>ode:</u>	el	re data setup time.)			
bit 3-0	0000 = SPI Mas 0001 = SPI Mas 0010 = SPI Mas 0010 = SPI Slav 0101 = SPI Slav $0101 = I^2C Slav$ $0111 = I^2C Slav$ $1000 = I^2C Mas$ 1001 = Reserve 1010 = SPI Mas $1011 = I^2C firm$ 1000 = Reserve 1011 = Reserve	e mode, 7-bit add e mode, 10-bit ad ter mode, clock = d ster mode, clock = ware controlled Ma d e mode, 7-bit add	Fosc/4 Fosc/16 Fosc/64 TMR2 output/2 SCK pin, <u>SS</u> pin SCK pin, <u>SS</u> pin ress dress Fosc / (4 * (SSP aster mode (Slav ress with Start a	control enabled control disabled, S P1ADD+1)) ⁽⁴⁾ 1ADD+1)) ⁽⁵⁾	ots enabled	I/O pin		
reg 2: Wh 3: Wh 4: SS	Master mode, the o jister. ien enabled, these j en enabled, the SE P1ADD values of 0 P1ADD value of '0' is	pins must be prop)A and SCL pins r , 1 or 2 are not su	erly configured a nust be configur pported for I ² C r	as input or output. ed as inputs. node.	ransmission) is init	tiated by writing to	the SSP1BUF	

5: SSP1ADD value of '0' is not supported. Use SSP1M = 0000 instead.

R/W-0/0	R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0	
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	
bit 7							bit 0	
Legend:								
R = Readat	le hit	W = Writable	bit	II = I Inimpler	mented bit, read	l as 'O'		
u = Bit is un		x = Bit is unk		•	at POR and BO		thar Pasats	
'1' = Bit is s	-	'0' = Bit is cle			d by hardware			
I - DIL 15 5	el		eareu		a by hardware	3 – User set		
bit 7	1 = Enable in		•		or 00h) is receiv	ed in the SSP1	ISR	
bit 6	1 = Acknowle	cknowledge S edge was not r edge was rece		mode only)				
bit 5	<u>In Receive m</u> Value transm	ACKDT: Acknowledge Data bit (in I ² C mode only) In <u>Receive mode:</u> Value transmitted when the user initiates an Acknowledge sequence at the end of a receive 1 = Not Acknowledge						
bit 4		•	uence Enable	bit (in I ² C Mas	ter mode only)			
	Automat		by hardware.	SDA and S	CL pins, and	transmit ACF	KDT data bit.	
bit 3		Receive mode	(in I ² C Master for I ² C	mode only)				
bit 2	SCK Release	<u>e Control:</u> top condition o	e bit (in I ² C Ma n SDA and SC		y) atically cleared	by hardware.		
bit 1	RSEN: Repe 1 = Initiate R	 0 = Stop condition Idle RSEN: Repeated Start Condition Enabled bit (in I²C Master mode only) 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Repeated Start condition Idle 						
bit 0	SEN: Start Condition Enabled bit (in I ² C Master mode only) <u>In Master mode:</u> 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Start condition Idle							
				ave transmit ar	nd slave receive	e (stretch enabl	ed)	
Note 1.	For bits ACKEN, F	RCEN PEN R	SEN SEN Ift	he l ² C module	is not in the Idl	e mode this hi	t may not be	

REGISTER 25-3: : SSP1 CONTROL REGISTER 2

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, this bit may not be set (no spooling) and the SSP1BUF may not be written (or writes to the SSP1BUF are disabled).

R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ACKTIN	1 PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit
logondi							
Legend: R = Reada	bla bit	W = Writable	hit	II – Unimploy	montod bit roop		
u = Bit is u		x = Bit is unk		•	mented bit, reac at POR and BO		thar Pasats
'1' = Bit is s	•	'0' = Bit is cle			at FOR and BO	rt/value at all t	
	Bel		aleu				
bit 7	ACKTIM: Ac	knowledge Tim	e Status bit (l ²	C mode only)	3)		
	1 = Indicates	the I ² C bus is	in an Acknowle	edge sequenc	e, set on 8 ^{⊤н} fal		CL clock
		-	-	-	g edge of SCL o	lock	
bit 6		Condition Interru		•	/)		
		nterrupt on dete					
bit 5	•	Condition Interre			<i>v</i>)		
DIL J		nterrupt on dete	•	· ·	,,		
		ection interrupt					
bit 4		er Overwrite En	able bit				
	In SPI Slave						
					oyte is shifted in STAT register al		
		1CON1 registe				reauy set, SSP	
	<u>In I²C Maste</u>	r mode and SP					
		s ignored.					
	In I ² C Slave		ed and \overline{ACK} is	s generated fo	r a received ad	drees/data byte	e ianorina th
		e of the SSP10					c, ignoring th
		1BUF is only u			ar		
bit 3		A Hold Time Se					
		of 300 ns hold					
		n of 100 ns hold		-			
bit 2					C Slave mode c		
		ng edge of SC f the PIR2 regis	•		n the module is	s outputting a l	high state, th
		lave bus collision inter		lod			
bit 1		ess Hold Enabl					
				• •	ning received a	ddress byte: (CKP hit of th
		DN1 register wi				duress byte, e	
		holding is disal					
bit 0	DHEN: Data	Hold Enable bi	t (I ² C Slave m	ode only)			
		•	•		data byte; slave	hardware clea	irs the CKP b
		SP1CON1 regis		s held low.			
		ding is disabled					
	For daisy-chained when a new byte i						
	SSP1BUF.					ŷ	
2:	This bit has no eff	fect in Slave mo	odes that Start	and Stop cond	dition detection	is explicitly liste	ed as enable
2.	The ACKTINA Stat	ua hitia anlu ac	tive when the		UEN bit is not		

REGISTER 25-4: SSP1CON3: SSP1 CONTROL REGISTER 3

3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

REGISTER 25-5: SSP1MSK: SSP1 MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
			MSK	<7:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimpler	nented bit, read	l as '0'			
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set	:	'0' = Bit is cle	ared						
bit 7-1	MSK<7:1>:								
		eived address b eived address b					atch		
bit 0	 0 = The received address bit n is not used to detect I²C address match MSK<0>: Mask bit for I²C Slave mode, 10-bit Address I²C Slave mode, 10-bit address (SSP1M<3:0> = 0111 or 1111): 1 = The received address bit 0 is compared to SSP1ADD<0> to detect I²C address match 0 = The received address bit 0 is not used to detect I²C address match I²C Slave mode, 7 bit address the bit is ignored 								

I²C Slave mode, 7-bit address, the bit is ignored

'0' = Bit is cleared

REGISTER 25-6: SSP1ADD: MSSP1 ADDRESS AND BAUD RATE REGISTER (I²C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ADD	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets

Master mode:

1' = Bit is set

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc

<u>10-Bit Slave mode — Most Significant Address Byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care."

<u>10-Bit Slave mode — Least Significant Address Byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

bit 7-1	ADD<7:1>: 7-bit address
---------	-------------------------

bit 0 Not used: Unused in this mode. Bit state is a "don't care."

26.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-Bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in Synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit


Block diagrams of the EUSART transmitter and receiver are shown in Figure 26-1 and Figure 26-2.

FIGURE 26-1: EUSART TRANSMIT BLOCK DIAGRAM



PIC12LF1840T39A

FIGURE 26-2: EUSART RECEIVE BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 26-1, Register 26-2 and Register 26-3, respectively.

When the receiver or transmitter section is not enabled then the corresponding RX or TX pin may be used for general purpose input and output.

26.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the Mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 26-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

26.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 26-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

26.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note 1: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

26.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

26.1.1.3 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

26.1.1.4 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

26.1.1.5 Transmitting 9-Bit Characters


The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.


A special 9-bit Address mode is available for use with multiple receivers. See **Section 26.1.2.7** "Address **Detection**" for more information on the Address mode.

FIGURE 26-3: ASYNCHRONOUS TRANSMISSION

26.1.1.6 Asynchronous Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 7. Load 8-bit data into the TXREG register. This will start the transmission.








TABLE 26-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN	274
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRGL				BRG	<7:0>				275*
SPBRGH		BRG<15:8>					275*		
TXREG	EUSART Transmit Data Register						265 *		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission.

* Page provides register information.

26.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 26-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

26.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RX/DT I/O pin as an input.

Note 1: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

26.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 26.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional characters will be received until the overrun						
	condition is cleared. See Section 26.1.2.5						
	"Receive Overrun Error" for more						
	information on overrun errors.						

26.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE interrupt enable bit of the PIE1 register
- Peripheral Interrupt Enable (PEIE) bit of the INTCON register
- Global Interrupt Enable (GIE) bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

26.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCREG will not clear the FERR bit.

26.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

26.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

26.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

- 26.1.2.8 Asynchronous Reception Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

26.1.2.9 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.




FIGURE 26-5: ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	274		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86		
RCREG			EUS	ART Receiv	e Data Reg	gister			268*		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273		
SPBRGL		BRG<7:0>							275*		
SPBRGH		BRG<15:8>									
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272		

TABLE 26-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous reception.

* Page provides register information.

Clock Accuracy with 26.2 **Asynchronous Operation**

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See Section 5.2.2 "Internal Clock Sources" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see Section 26.3.1 "Auto-Baud Detect"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

REGISTER 26-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0
Legend:							
R = Readable I	hit	W = Writable b			onted hit read as	٠́٠,	
				•	ented bit, read as POR and BOR/Va		Deceta
u = Bit is uncha '1' = Bit is set	angeu	x = Bit is unkno '0' = Bit is clear			POR and BOR/Va	alue at all other	Reseis
I – DILIS SEL			eu				
bit 7	CSRC: Clock	Source Select bit					
	Don't care						
	Synchronous I	mode:					
		node (clock gene ode (clock from e		from BRG)			
bit 6	1 = Selects 9	nsmit Enable bit 9-bit transmission 8-bit transmission					
bit 5	TXEN: Transn 1 = Transmit 0 = Transmit						
bit 4	SYNC: EUSA 1 = Synchror 0 = Asynchro		bit				
bit 3		l Break Character	• hit				
bit o	Asynchronous		bit				
		ak transmission o		leared by hardwa	are upon completio	on)	
bit 2	BRGH: High E	Baud Rate Select	bit				
	Asynchronous 1 = High spec 0 = Low spec Synchronous	ed ed					
	Unused in this						
bit 1	TRMT: Transm 1 = TSR emp 0 = TSR full	nit Shift Register S oty	Status bit				
bit 0		it of Transmit Dat	а				
		ss/data bit or a pa					
Note 1: SR	REN/CREN overri	des TXEN in Syn	c mode				

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x					
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D					
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	•	mented bit, read							
u = Bit is unch	•	x = Bit is unk	ther Resets									
'1' = Bit is set		'0' = Bit is cle	ared									
bit 7	SPEN: Seria	I Port Enable b	it									
		ort enabled (cor		F and TX/CK p	ins as serial po	rt pins)						
		ort disabled (he										
bit 6	RX9: 9-bit R	eceive Enable b	bit									
		9-bit reception 8-bit reception										
bit 5	SREN: Singl	le Receive Enal	ole bit									
	Asynchronou	<u>us mode</u> :										
	Don't care											
	•	s mode – Maste	<u>er</u> :									
		s single receive s single receive										
		eared after rece	ption is comple	ete.								
	Synchronous	<u>s mode – Slave</u>										
	Don't care											
bit 4		inuous Receive	Enable bit									
	Asynchronou											
	1 = Enables 0 = Disables											
	Synchronous											
	1 = Enables	continuous rec s continuous rec		ole bit CREN is	cleared (CREN	l overrides SR	EN)					
bit 3		dress Detect Er										
bit o		us mode 9-bit (F										
	-	address detect	-	terrupt and loa	d the receive bu	uffer when RSF	<8> is set					
	0 = Disables	s address detec	tion, all bytes									
	-	us mode 8-bit (F	<u>RX9 = 0)</u> :									
	Don't care											
bit 2	FERR: Fram	•					h					
	1 = Framing 0 = No fram	ι error (can be ι ing error	ipdated by rea	aing RCREG i	register and rec	eive next valid	byte)					
bit 1	OERR: Over											
	1 = Overrun 0 = No over	error (can be c run error	leared by clea	ring bit CREN)							
bit 0	RX9D: Ninth	bit of Received	I Data									
	<u> </u>	address/data bi										

REGISTER 26-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER⁽¹⁾

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	e bit	U = Unimpler	mented bit, rea	d as '0'	
u = Bit is unc	hanged	x = Bit is unk	nown	-n/n = Value	at POR and BC	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	eared				
bit 7			ct Overflow bit				
	Asynchronou						
		d timer overflo					
	Synchronous						
	Don't care						
bit 6	RCIDL: Rece	eive Idle Flag b	oit				
	<u>Asynchronou</u>	is mode:					
	1 = Receiver						
			ved and the re	ceiver is receiv	ring		
	Synchronous Don't care	<u>mode</u> :					
bit 5		nted: Read as	'O'				
bit 4	-		Polarity Selec	t bit			
	Asynchronou		,				
			to the TX/CK p lata to the TX/				
	<u>Synchronous</u>	<u>mode</u> :					
			g edge of the one of t				
bit 3	BRG16: 16-b	oit Baud Rate (Generator bit				
		aud Rate Gene ud Rate Gener					
bit 2	Unimplemer	nted: Read as	'0'				
bit 1	WUE: Wake-	up Enable bit					
	<u>Asynchronou</u>	<u>is mode</u> :					
	will autom	natically clear a	after RCIF is se		will be received	l, byte RCIF wil	l be set. WUE
		is operating n	ormally				
	Synchronous	<u>mode</u> :					
	Don't care						
bit 0		o-Baud Detect	Enable bit				
	Asynchronou		o io oneki-d (to bourd is	plata)	
		ud Detect mod ud Detect mod		clears when au	to-baud is com	piete)	
	Synchronous		יש מושמטובע				
	Don't care	<u> </u>					

REGISTER 26-3: BAUDCON: BAUD RATE CONTROL REGISTER

26.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 26-3 contains the formulas for determining the baud rate. Example 26-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various Asynchronous modes have been computed for your convenience and are shown in Table 26-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

EXAMPLE 26-1: CALCULATING BAUD RATE ERROR

For a device with FOSC of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

Desired Baud Rate = $\frac{Fosc}{64([SPBRGH:SPBRGL] + 1)}$

Solving for SPBRGH:SPBRGL:

C

$X = \frac{Fosc}{\frac{Desired Baud Rate}{64} - 1}$
$=\frac{\frac{16000000}{9600}}{\frac{9600}{64}}-1$
= [25.042] = 25
$Calculated Baud Rate = \frac{16000000}{64(25+1)}$
= 9615
Error = $\frac{Calc. Baud Rate - Desired Baud Rate}{Desired Baud Rate}$
$=\frac{(9615-9600)}{9600} = 0.16\%$

TABLE 26-3: BAUD RATE FORMULAS

C	Configuration Bi	ts		Baud Rate Formula				
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula				
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]				
0	0	1	8-bit/Asynchronous					
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]				
0	1	1	16-bit/Asynchronous					
1	0	x	8-bit/Synchronous	Fosc/[4 (n+1)]				
1	1	x	16-bit/Synchronous					

Legend: x = Don't care, n = value of SPBRGH, SPBRGL register pair.

TABLE 26-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	274	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273	
SPBRGL				BRG	<7:0>				275*	
SPBRGH		BRG<15:8>								
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the Baud Rate Generator.

* Page provides register information.

					SYNC	C = 0, BRGH	l = 0, BRG	616 = 0				
BAUD	Fosc	= 32.00	0 MHz	Fosc	= 20.00	0 MHz	Foso	: = 18.43	2 MHz	Fosc	= 11.059	92 MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	_		_	_		_	_	_	_
1200	—	—	—	1221	1.73	255	1200	0.00	239	1200	0.00	143
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8
57.6k	55.55k	-3.55	3	—	—	_	57.60k	0.00	7	57.60k	0.00	2
115.2k	—	—	_	—	—	—	—	—	—	—	—	—

TABLE 26-5: BAUD RATES FOR ASYNCHRONOUS MODES

					SYNC	C = 0, BRG	l = 0, BRG	616 = 0					
BAUD	Fos	c = 8.000) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fos	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300		_	_	300	0.16	207	300	0.00	191	300	0.16	51	
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12	
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	_	_	
9600	9615	0.16	12	_	_	_	9600	0.00	5	—	_	_	
10417	10417	0.00	11	10417	0.00	5	_	_	_	_	_	_	
19.2k	_	_	_	_	_	_	19.20k	0.00	2	_	_	_	
57.6k	—	_	—	—	—	—	57.60k	0.00	0	—	—	—	
115.2k	—	_	_	—	_	_	—	_	_	—	_	—	

					SYNC	C = 0, BRGH	l = 1, BRC	616 = 0				
BAUD	Foso	= 32.00	0 MHz	Fosc = 20.000 MHz			Fosc	: = 18.43	2 MHz	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	_	_		_	_		_	_		_	
1200	—	_	—	_	_	—	_	_	—	_	_	—
2400	—	_	_	_	_	_	_	_	_	_	_	_
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

					SYNC	C = 0, BRGH	l = 1, BRC	616 = 0				
BAUD	Fos	c = 8.000) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_		_	_	_	_	_	_	_	300	0.16	207
1200	—	—	—	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	—
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	—	_	_
57.6k	55556	-3.55	8	_	_	_	57.60k	0.00	3	_	_	_
115.2k	_	_	_	—	_	—	115.2k	0.00	1	—	_	—

TABLE 26-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 0, BRG16 = 1														
BAUD	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz						
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)				
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303				
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575				
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287				
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71				
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65				
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35				
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11				
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5				

		SYNC = 0, BRGH = 0, BRG16 = 1														
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz						
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)				
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207				
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51				
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25				
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_				
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5				
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	—	_	_				
57.6k	55556	-3.55	8	—	_	—	57.60k	0.00	3	—	—	—				
115.2k	—	_	—	_	_	—	115.2k	0.00	1	_	_	—				

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1														
BAUD	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc	: = 18.43	2 MHz	Fosc = 11.0592 MHz						
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)				
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215				
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303				
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151				
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287				
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264				
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143				
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47				
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23				

TABLE 26-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or SΥ	′NC = 1,	BRG16 = 1			
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	RATE Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	—	—

26.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 26-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 26-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 26-6. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte <u>following</u> the Break character (see <u>Section 26.3 "EUSART Baud Rate</u> <u>Generator (BRG)</u>").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

Note: During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.




FIGURE 26-6: AUTOMATIC BAUD RATE CALIBRATION

26.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. After the ABDOVF has been set, the counter continues to count until the fifth rising edge is detected on the RX pin. Upon detecting the fifth RX edge, the hardware will set the RCIF interrupt flag and clear the ABDEN bit of the BAUDCON register. The RCIF flag can be subsequently cleared by reading the RCREG register. The ABDOVF flag of the BAUDCON register can be cleared by software directly.

To terminate the auto-baud process before the RCIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

26.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 26-7), and asynchronously if the device is in Sleep mode (Figure 26-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

26.3.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

Oscillator Start-up Time


Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.


<u>WUE Bit</u>

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

PIC12LF1840T39A





26.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 26-9 for the timing of the Break character sequence.

26.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- Load the TXREG with a dummy character to 3. initiate transmission (the value is ignored).
- Write '55h' to TXREG to load the Sync character 4 into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

SEND BREAK CHARACTER SEQUENCE Write to TXREG -Dummy Write **BRG** Output (Shift Clock) TX (pin) Start bit bit 0 bit 1 Stop bit Break TXIF bit (Transmit Interrupt Flag) TRMT bit (Transmit Shift Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

26.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in Section 26.3.3 "Auto-Wake-up on Break". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.

FIGURE 26-9:

26.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

26.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

26.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

26.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

26.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.


A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

26.4.1.4 Synchronous Master Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.








TABLE 26-7:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	274		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273		
SPBRGL				BRG	<7:0>				275*		
SPBRGH				BRG<	:15:8>				275*		
TXREG	EUSART Transmit Data Register										
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master transmission.

* Page provides register information.

26.4.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

Note:	If the RX/DT function is on an analog pin,
	the corresponding ANSEL bit must be
	cleared for the receiver to function.

26.4.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note: If the device is configured as a slave and the TX/CK function is on an analog pin, the corresponding ANSEL bit must be cleared.

26.4.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

26.4.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

26.4.1.9 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 9. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

FIGURE 26-12:	SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
RX/DT pin TX/CK pin (SCKP = 0)	
TX/CK pin (SCKP = 1) Write to bit SREN	
SREN bit	·0'
RCIF bit (Interrupt) ———— Read RCREG ————	
	gram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.

TABLE 26-8:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	274		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86		
RCREG			EUS	ART Receiv	ve Data Reg	gister			268*		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273		
SPBRGL				BRG	<7:0>				275*		
SPBRGH		BRG<15:8>									
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master reception. * Page provides register information.

26.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for Synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

26.4.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 26.4.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 26.4.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREG register.

TABLE 26-9:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE
TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	274
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
TXREG			EUSA	ART Transn	nit Data Reg	gister			265*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous slave transmission. * Page provides register information.

26.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 26.4.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 26.4.2.4 Synchronous Slave Reception Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for both the CK and DT pins (if applicable).
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16		WUE	ABDEN	274
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
RCREG	EUSART Receive Data Register						268*		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

TABLE 26-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous slave reception.

* Page provides register information.

26.5 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

26.5.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- The RCSTA and TXSTA Control registers must be configured for Synchronous Slave Reception (see Section 26.4.2.4 "Synchronous Slave Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

26.5.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Transmission (see Section 26.4.2.2 "Synchronous Slave Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXIE of the PIE1 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on the TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.


26.5.3 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

27.0 CAPACITIVE SENSING (CPS) MODULE

The Capacitive Sensing (CPS) module allows for an interaction with an end user without a mechanical interface. In a typical application, the CPS is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. When the end user places their finger over the PCB pad, a capacitive load is added, causing a frequency shift in the CPS module. The CPS module requires software and at least one timer resource to determine the change in frequency. Key features of this module include:

- · Analog MUX for monitoring multiple inputs
- · Capacitive sensing oscillator
- Multiple Power modes
- High power range with variable voltage references
- Multiple timer resources
- · Software control
- · Operation during Sleep







FIGURE 27-2: CAPACITIVE SENSING OSCILLATOR BLOCK DIAGRAM



27.1 Analog MUX

The CPS can monitor up to four inputs. See Register 27-2 for details. The capacitive sensing inputs are defined as CPS<7:0>, as applicable to device. To determine if a frequency change has occurred the user must:

- Select the appropriate CPS pin by setting the appropriate CPSCH bits of the CPSCON1 register.
- Set the corresponding ANSEL bit.
- Set the corresponding TRIS bit.
- Run the software algorithm.

Selection of the CPSx pin while the module is enabled will cause the capacitive sensing oscillator to be on the CPSx pin. Failure to set the corresponding ANSEL and TRIS bits can cause the capacitive sensing oscillator to stop, leading to false frequency readings.

27.2 Capacitive Sensing Oscillator

The capacitive sensing oscillator consists of a constant current source and a constant current sink, to produce a triangle waveform. The CPSOUT bit of the CPSCON0 register shows the status of the capacitive sensing oscillator, whether it is a sinking or sourcing current. The oscillator is designed to drive a capacitive load (single PCB pad) and at the same time, be a clock source to either Timer0 or Timer1. The oscillator has three different current settings as defined by CPSRNG<1:0> of the CPSCON0 register. The different current settings for the oscillator serve two purposes:

- Maximize the number of counts in a timer for a fixed time base.
- Maximize the count differential in the timer during a change in frequency.

27.3 Voltage References

The capacitive sensing oscillator uses voltage references to provide two voltage thresholds for oscillation. The upper voltage threshold is referred to as Ref+ and the lower voltage threshold is referred to as Ref-.

The user can elect to use Fixed Voltage References, which are internal to the capacitive sensing oscillator, or variable voltage references, which are supplied by the Fixed Voltage Reference (FVR) module and the Digital-to-Analog Converter (DAC) module.

When the Fixed Voltage References are used, the Vss voltage determines the lower threshold level (Ref-) and the VDD voltage determines the upper threshold level (Ref+).

When the variable voltage references are used, the DAC voltage determines the lower threshold level (Ref-) and the FVR voltage determines the upper threshold level (Ref+). An advantage of using these reference sources is that oscillation frequency remains constant with changes in VDD.

Different oscillation frequencies can be obtained through the use of these variable voltage references. The more the upper voltage reference level is lowered and the more the lower voltage reference level is raised, the higher the capacitive sensing oscillator frequency becomes.

Selection between the voltage references is controlled by the CPSRM bit of the CPSCON0 register. Setting this bit selects the variable voltage references and clearing this bit selects the fixed voltage references.

Please see Section 14.0 "Fixed Voltage Reference (FVR)" and Section 17.0 "Digital-to-Analog Converter (DAC) Module" for more information on configuring the variable voltage levels.

27.4 Power Modes

The capacitive sensing oscillator can operate in one of seven different power modes. The power modes are separated into two ranges; the low range and the high range.

When the oscillator's low range is selected, the fixed internal voltage references of the capacitive sensing oscillator are being used. When the oscillator's high range is selected, the variable voltage references supplied by the FVR and DAC modules are being used. Selection between the voltage references is controlled by the CPSRM bit of the CPSCON0 register. See **Section 27.3** "Voltage References" for more information.

Within each range there are three distinct power modes; Low, Medium and High. Current consumption is dependent upon the range and mode selected. Selecting power modes within each range is accomplished by configuring the CPSRNG <1:0> bits in the CPSCON0 register. See Table 27-1 for proper power mode selection. The remaining mode is a Noise Detection mode that resides within the high range. The Noise Detection mode is unique in that it disables the sinking and sourcing of current on the analog pin but leaves the rest of the oscillator circuitry active. This reduces the oscillation frequency on the analog pin to zero and also greatly reduces the current consumed by the oscillator module.

When noise is introduced onto the pin, the oscillator is driven at the frequency determined by the noise. This produces a detectable signal at the comparator output, indicating the presence of activity on the pin.

Figure 27-2 shows a more detailed drawing of the current sources and comparators associated with the oscillator.

TABLE 27-1: POWER MODE SELECTION

CPSRM	Range	CPSRNG<1:0>	Mode	Nominal Current ⁽¹⁾
		00	Off	0.0 μA
0	Low	01	Low	0.1 μA
0		10	Medium	1.2 μA
		11	High	18 μA
		00	Noise Detection	0.0 μA
1	High -	01	Low	9 μA
T		10	Medium	30 μA
		11	High	100 μA

Note 1: See Section 31.0 "Electrical Specifications" for more information.

27.5 Timer Resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either Timer0 or Timer1. The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer, divided by the period of the fixed time base.

27.6 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

Note:	The fixed time base can not be generated
	by the timer resource that the capacitive
	sensing oscillator is clocking.

27.6.1 TIMER0

To select Timer0 as the timer resource for the CPS:

- Set the T0XCS bit of the CPSCON0 register.
- Clear the TMR0CS bit of the OPTION register.

When Timer0 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer0. Refer to **Section 20.0** "**Timer0 Module**" for additional information.

27.6.2 TIMER1

To select Timer1 as the timer resource for the CPS module, set the TMR1CS<1:0> of the T1CON register to '11'. When Timer1 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1. Because the Timer1 module has a gate control, developing a time base for the frequency measurement can be simplified by using the Timer0 overflow flag.

It is recommended that the Timer0 overflow flag, in conjunction with the Toggle mode of the Timer1 gate, be used to develop the fixed time base required by the software portion of the CPS module. Refer to **Section 21.12 "Timer1 Gate Control Register**" for additional information.

TABLE 27-2:	TIMER1 ENABLE FUNCTION
-------------	------------------------

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	On
1	1	Count Enabled by input

27.7 Software Control

The software portion of the CPS module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on Timer0 or Timer1.
- Establishing the nominal frequency for the capacitive sensing oscillator.
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load.
- Set the frequency threshold.

27.7.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer, divided by the period of the fixed time base.

27.7.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin.
- Use the same fixed time base as the nominal frequency measurement.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base, save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer, divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.

27.7.3 FREQUENCY THRESHOLD

The frequency threshold should be placed midway between the value of nominal frequency and the reduced frequency of the capacitive sensing oscillator. Refer to Application Note AN1103, "*Software Handling for Capacitive Sensing*" (DS01103) for more detailed information on the software required for CPS module.

Note:	For more information on general capacitive sensing refer to Application Notes:
	 AN1101, "Introduction to Capacitive Sensing" (DS01101)
	 AN1102, "Layout and Physical Design Guidelines for Capacitive

Sensing" (DS01102)

27.8 Operation during Sleep

The capacitive sensing oscillator will continue to run as long as the module is enabled, independent of the part being in Sleep. In order for the software to determine if a frequency change has occurred, the part must be awake. However, the part does not have to be awake when the timer resource is acquiring counts.

Note: Timer0 does not operate when in Sleep, and therefore, cannot be used for capacitive sense measurements in Sleep.

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0
CPSON	CPSRM	—	_	CPSRI	NG<1:0>	CPSOUT	TOXCS
bit 7							bit (
Legend:							
R = Readable		W = Writable		•	nented bit, read		
u = Bit is unch	anged	x = Bit is unki		-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	1 = CPS mo	S Module Enab dule is enabled dule is disablec					
bit 6	1 = CPS mo		ange. DAC a	Mode bit and FVR provide ernal oscillator ve			
bit 5-4	Unimplemer	ted: Read as '	0'				
bit 3-2	CPSRNG<1:0>: Capacitive Sensing Current Range bit <u>If CPSRM = 0 (low range):</u> 00 = Oscillator is off 01 = Oscillator is in low range. Charge/discharge current is nominally 0.1 μA 10 = Oscillator is in medium range. Charge/discharge current is nominally 1.2 μA 11 = Oscillator is in high range. Charge/discharge current is nominally 18 μA						
	00 = Oscillate 01 = Oscillate 10 = Oscillate	or is in low rang or is in medium	ge. Charge/d range. Char	ode. No charge/o ischarge current ge/discharge cu discharge currer	is nominally 9 rrent is nomina	μΑ ally 30 μΑ	
bit 1	CPSOUT: Capacitive Sensing Oscillator Status bit 1 = Oscillator is sourcing current (Current flowing out of the pin) 0 = Oscillator is sinking current (Current flowing into the pin)						
bit 0	 O = Oscillator is sinking current (Current flowing into the pin) TOXCS: Timer0 External Clock Source Select bit If TMR0CS = 1: The T0XCS bit controls which clock external to the core/Timer0 module supplies Timer0: 1 = Timer0 clock source is the capacitive sensing oscillator 0 = Timer0 clock source is the T0CKI pin If TMR0CS = 0: Timer0 clock source is controlled by the core/Timer0 module and is Fosc/4 						

REGISTER 27-1: CPSCON0: CAPACITIVE SENSING CONTROL REGISTER 0

REGISTER 27-2: CPSCON1: CAPACITIVE SENSING CONTROL REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	
—					—	CPSC	H<1:0>	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	it	U = Unimplem	nented bit, read a	s '0'		
u = Bit is unch	anged	x = Bit is unkno	own	-n/n = Value a	t POR and BOR/	Value at all oth	er Resets	
'1' = Bit is set		'0' = Bit is clea	red					
bit 7-2	Unimplement	ed: Read as '0'						
bit 1-0 CPSCH<1:0>: Capacitive Sensing Channel Select bits If CPSON = 0: These bits are ignored. No channel is selected. If CPSON = 1: 00 = channel 0, (CPS0) 01 = channel 1, (CPS1) 10 = channel 2 (CPS2)								
	10 = channel 2, (CPS2) 11 = channel 3, (CPS3)							

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	—	ANSA2	ANSA1	ANSA0	114
CPSCON0	CPSON	CPSRM	_	_	CPSRNG1	CPSRNG0	CPSOUT	TOXCS	297
CPSCON1	_	_	_	_	—	_	CPSCH1	CPSCH0	298
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	159
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	169
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	113

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the CPS module.


28.0 RF TRANSMITTER

The RF transmitter is an ultra low-power, integrated multi-band Sub-GHz transmitter. It is capable of operating in the 310, 433, 868, and 915 MHz license-free frequency bands using Frequency Shift Keying (FSK) or On-Off Keying (OOK) modulation of an input data stream.

28.1 Circuit Description

The RF transmitter block diagram is shown in Figure 28-1 and the I/O pin definitions are shown in Table 28-1.

FIGURE 28-1: RF TRANSMITTER BLOCK DIAGRAM



Name	Function	Input Type	Output Type	Description
VDDRF	VDDRF	Power	_	RF Power Supply
CTRL	CTRL	CMOS	—	Configuration Selection and Configuration Clock
RFout	RFout	—	RF	Transmitter RF output
VSSRF	VSSRF	Power	—	RF Power Supply
DATA	DATA	CMOS	CMOS	Configuration Data and Transmit Data
XTAL	XTAL	XTAL		Crystal Oscillator

TABLE 28-1: RF TRANSMITTER PIN DESCRIPTION

Note: The RF transmitter pins are independent from the microcontroller pins.

The RF transmitter contains a sigma-delta fractional-N Phase-Locked Loop (PLL) frequency synthesizer. Frequency Shift Keying (FSK) modulation is made inside the PLL bandwidth. On-Off Keying (OOK) modulation is made by turning on and off the Power Amplifier (PA).

The reference frequency is generated by an internal crystal oscillator. An external quartz crystal resonator is connected to the XTAL pin and Ground (VSSRF). The choice of crystal frequency depends on the frequency band of choice.

The RF transmitter can deliver 0 dBm or +10 dBm into a 50 Ω load via the RFout pin. An external matching network is required for each power setting and frequency band for the best efficiency to the antenna.

28.2 Configuring the RF Transmitter


The CTRL and DATA pins are used to configure the RF transmitter for transmit frequency, output power, modulation, FSK frequency deviation, and Sleep time. Once configured, the DATA pin is used to encode transmit data.

28.2.1 POWER-ON RESET (POR)

At power-on, the CTRL pin is sampled as shown in Figure 28-2 and depending on the CTRL pin logic level, the RF transmitter will enter one of two Power-on Reset (POR) values as shown in Table 28-3 and Table 28-4. To continue using the RF transmitter with these POR values, maintain the CTRL pin stable and at the powered-on logic level. With the DATA pin at logic '0', the RF transmitter will enter Sleep mode.

Note: It is recommended that a weak pull-up or pull-down resistor be placed on the CTRL pin to ensure the desired preset mode is selected at power-on.

FIGURE 28-2: MODE SELECTION



If the POR settings are satisfactory for the application, a microcontroller output pin can be freed by placing a weak pull-up or pull-down resistor on the CTRL pin. Only the DATA pin needs to be connected to an I/O pin.


28.2.2 RF TRANSMITTER REGISTERS


RF transmitter has three registers: Application, Frequency, and Status. These are used to write and read configuration parameters related to transmit frequency, output power, modulation, FSK frequency deviation, and Sleep time. A summary of register values are shown in Table 28-2. A detailed explanation of Application register is shown in Table 28-3, Frequency register values in Table 28-4, and STATUS register in Table 28-5.

To access the registers, the DATA line is sampled at each low-to-high transition on the CTRL pin. A total of 24 transitions are required on the CTRL pin to successfully write or read a value in the registers. Register write and read operations are shown in Figure 28-3.

Writing and reading the RF transmitter registers should be done when the device is in Sleep mode. See Section 28.2.4 "Sleep Mode". In the event that spurious activity (for example MCU interrupt or Reset) or less than 24 clock cycles on the CTRL pin, a special sequence over the CTRL and

DATA pins can be used to recover serial communications with the RF transmitter. The recover sequence is shown in Figure 28-4.





© 2012 Microchip Technology Inc.

							• · · · ·																			
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	2	1	0		Instruction
0	0	0	0	0	0	0	0							D	A<′	15:0	>								Write	
0	0	1	1	0	0	1	1							D	A<′	15:0	>								Read	register (see Table 28-3)
0	0	0	1	1					DF<18:0>						Write											
0	1	0	0	0	1	0	0	DF<15:0>				Read	register (see Table 28-4)													
0	1	0	1	0	1	0	1			[)V<7	:0>					D)S<	4:0>		C)F<	<18:	16>	Read	d STATUS register (see Table 28-5)

TABLE 28-3: APPLICATION REGISTER

Bit	Nome	Value	Cotting	Power-c	on Reset	Notos		
Віт	Name	Value	Setting	CTRL = 0	CTRL = 1	Notes		
DA15	Mode	0	Automatic	0	0	Refer to Section 28.2.5 "Manual		
		1	Manual			Transmit Mode".		
DA14	Modulation	0	FSK	1	0	Refer to Section 28.3 "Modula-		
		1	OOK			tion Selection".		
DA13	Band	0	310 - 450 MHz	0	1	Refer to Section 28.4 "Fre-		
		1	860 - 870 MHz 902 - 928 MHz			quency Selection and Configura- tion".		
DA<12:5>	Frequency Deviation (f _{DEV})	_		_	0x06 ⁽¹⁾	FSK mode only. Refer to Section 28.4.3 "Frequency Cal- culation".		
DA4	Output Power	0	0 dBm	1	1			
		1	10 dBm					
DA3	Transmitter Off	0	2 ms	1	0			
	Time (t _{OFFT})	1	20 ms					
DA<2:0>	Reserved	100 ⁽²⁾	—	100	100	—		

Note 1: Actual frequency deviation value dependant on crystal frequency.

2: When writing to the Application register, DA<2:0> must be 0b100.

TABLE 28-4: FREQUENCY REGISTER

Dit	Nomo	Value	Cotting	Power-or	n Reset	Natao
Bit	Name	Value	Setting	CTRL = 0	CTRL = 1	Notes
DF<18:0>	Transmit Frequency (t _{RF})	_	_	0x42C1C ⁽¹⁾	0x42CAD ⁽¹⁾	Refer to Section 28.4 "Frequency Selection and Configuration". When reading frequency, the Most Significant three bits are read from the STATUS register (see Table 28-5)

Note 1: Actual frequency value dependant on crystal frequency.

28.2.3 DATA TRANSMISSION


TABLE 28-5: STATUS REGISTER


Dit	Nama	Value	Catting	Power-c	on Reset	Nataa
Bit	Name	Value	Setting	CTRL = 0	CTRL = 1	Notes
DV<7:0>	Chip Version	0x11	—	0x11	0x11	0x11 = Version A1
DS<4:2>	Reserved	_	—			_
DS1	TX Ready	0	Sleep	_		
		1	Transmitting	_		
DS0	Reserved	_	—	—	—	
DF<18:16>	Transmit Frequency (f _{RF})	_	_	0b100	0b100	Refer to Section 28.4 "Frequency Selec- tion and Configura- tion". When reading frequency, the Most Significant three bits are read from the STATUS register (see Table 28-5)

RF data is transmitted when the DATA pin is at a logic '1' for greater than t_{WAKE} as shown in Figure 28-5. The CTRL pin must remain stable (either logic '0' or '1'). If the modulation mode is OOK, the transmitted signal is turned on and off by the DATA pin. If the modulation mode is FSK, the transmitted signal is frequency shifted by the DATA pin. The encoding of the transmitted signal is determined by the length of time the DATA pin is held logic '0' or '1'.

28.2.4 SLEEP MODE

The RF transmitter will automatically enter Sleep mode when the DATA pin is a logic '0' for greater than t_{OFFT} , as shown in Figure 28-5. t_{OFFT} can be configured for 2 or 20 ms in the Application register (see Table 28-3).






28.2.5 MANUAL TRANSMIT MODE

The RF transmitter can continuously transmit by setting the Mode bit (DA15) to a logic '1' in the Applications register (see Table 28-3). It will continuously transmit RF data presented on the DATA pin without automatically entering Sleep mode. To cease transmission the Mode bit is must be cleared (DA15 = '0'). Figure 28-6 shows the Manual Transmit mode timing.

FIGURE 28-6: MANUAL TRANSMIT MODE TIMING



28.3 Modulation Selection

28.3.1 ON-OFF KEYING (OOK)

OOK modulation can be configured by setting the modulation DA14 bit in the Application register (Table 28-3). Data is transmitted as stated in Section 28.2.3 "Data Transmission".

28.3.2 FREQUENCY SHIFT KEYING (FSK)

FSK modulation can be configured by clearing the modulation DA14 bit in the Application register. Frequency Deviation (f_{DEV}) is configured by setting the DA<12:5> bits in the Application register. Data is transmitted as stated in Section 28.2.3 "Data Transmission".

28.3.3 DIGITAL TRANSMISSION SYSTEM (DTS)

In the United States and Canada, digital modulation techniques are permitted (FCC Part 15.247 and RSS-210, respectively). The RF transmitter can be configured for DTS mode by selecting FSK and f_{DEV} = 200 kHz. Data encoding techniques, such as data whitening, may be needed to ensure that the minimum 6 dB bandwidth is at least 500 kHz.

28.4 Frequency Selection and Configuration

The RF transmitter is capable of generating many of the popular RF frequencies that are permitted within the Radio Regulations of the country the finished product will be sold. The RF frequency configuration is performed by determining which frequency band, selecting the crystal frequency, and setting the frequency value in the Frequency register DF<18:0>. If FSK modulation is used, the frequency deviation is set in the Application register DA<12:5>. See **Section 28.2.2 "RF Transmitter Registers"** for information on Configuration register settings.

TABLE 28-6: FREQUENCY BAND SELECTION

28.4.1 BAND SELECTION

The Band bit DA13 in the Application register configures the RF transmitter for a range of frequencies for a given crystal frequency as shown in Table 28-6.

Band Setting DA<13>	Frequency Band (f _{RF})	Crystal Frequency (f _{XTAL})
0	310 - 450 MHz	22 MHz
	312 - 450 MHz	24 MHz
	338 - 450 MHz	26 MHz
1	863 - 870 MHz	22 MHz
	902 - 924 MHz	
	863 - 870 MHz	24 MHz
	902 - 928 MHz	26 MHz

28.4.2 CRYSTAL SELECTION

Once the frequency band has been selected, the choice of crystal frequency is flexible provided the crystal meets the specifications summarized in Table 28-7, the boundaries of the Frequency register DF<18:0> are followed as shown in Figure 28-7, and RF transmit frequency error is acceptable (see Section 28.4.3 "Frequency Calculation").

TABLE 28-7: CRYSTAL RESONATOR SPECIFICATIONS

Symbol	Description	Min.	Тур.	Max.	Unit
FXTAL	Crystal Frequency	22	—	26	MHz
CL	Load Capacitance	—	15	—	pF
ESR	Equivalent Series Resistance	—	—	100	Ohms

The crystal frequency tolerance and frequency stability over the operating temperature range depends on the system frequency budget. Typically, the receiver crystal frequency tolerance, stability, and receiver bandwidth will have the greatest influence. For OOK modulation, the transmitted RF signal (f_{RF}) should remain inside the receiver bandwidth, otherwise signal degradation will occur. For FSK modulation, f_{RF} should remain inside the receiver bandwidth and within 0.5 * f_{DEV} .

As a general practice, do not choose a RF transmit signal (f_{RF}) with an integer or near integer multiple of f_{XTAL} . This will result in higher noise and spurious emissions.

28.4.3 FREQUENCY CALCULATION

Once the frequency band and crystal frequency are selected, the RF transmit signal (f_{RF}) is calculated by setting the Frequency register DF(18:0) bits according to the formula shown in Figure 28-7. If the calculated value for DF(18:0) is not an integer, there will be an associated transmit frequency error. Ensure that this error is within the acceptable system frequency budget. Similarly, the frequency deviation is calculated as shown in Figure 28-7.

FIGURE 28-7: FREQUENCY CALCULATION

Band 0	Band 1
$DF(18:0) = \frac{f_{RF} * 16384}{f_{XTAL}}$	$DF(18:0) = \frac{f_{RF} * 8192}{f_{XTAL}}$
212992 < DF(18:0) < 344064	212992 < DF(18:0) < 344064
Note: Check f_{RF} frequency error by calculating f_{RF} with integer value of DF(18:0).	Note: Check f_{RF} frequency error by calculating f_{RF} with integer value of DF(18:0).
$DA(12:5) = \frac{f_{DEV} * 16384}{f_{XTAL}}$	$DA(12:5) = \frac{f_{DEV} * 8192}{f_{XTAL}}$
$10 \ kHz \leq f_{\text{DEV}} \leq 200 \ kHz$	$10 \text{ kHz} \leq f_{\text{DEV}} \leq 200 \text{ kHz}$
Note: Check f_{DEV} frequency error by calculating f_{DEV} with integer value of DA(12:5).	Note: Check f_{DEV} frequency error by calculating f_{DEV} with integer value of DA(12:5).
f_{RF} and f_{XTAL} values in the	range shown in Table 9-6

28.5 Applications

28.5.1 SOFTWARE INITIALIZATION


EXAMPLE 28-1: SAMPLE INITIALIZATION CODE

```
#define APP_REG_PREFIX 0
#define FREQ_REG_PREFIX 0x18
void sendTxCommand(unsigned char cmd)
    // The `T39A samples data on the rising edge of clock. Clock is idle low.
    unsigned char i;
    for (i=0; i<8; i++)
    {
          if (cmd & 0x80)
              DATA_OUT = 1;
          else
              DATA_OUT = 0;
          CTRL_OUT = 1;
          NOP();
          NOP();
          CTRL_OUT = 0;
          cmd = cmd << 1;
    }
void TX_Init(void)
    unsigned char app_high = (T39A_APP_CONFIG & 0x00FF00) >> 8;
    unsigned char app_low = (T39A_APP_CONFIG & 0x0000FF);
    unsigned char f_upper = (T39A_FREQ_CONFIG & 0x70000) >> 16;
    unsigned char f_high = (T39A_FREQ_CONFIG & 0x0FF00) >> 8;
    unsigned char f_low = (T39A_FREQ_CONFIG & 0x000FF);
    sendTxCommand(APP_REG_PREFIX);
    sendTxCommand(app_high);
    sendTxCommand(app_low);
    sendTxCommand(FREQ_REG_PREFIX | f_upper);
    sendTxCommand(f_high);
    sendTxCommand(f_low);
    return;
```

28.5.2 APPLICATION CIRCUIT

Figure 28-8 describes a sample four-button remote transmitter application schematic. Table 28-8 contains its bill of materials. This schematic and bill of materials is a design suggestion only. Actual component values will be dependent on implementation parameters.

FIGURE 28-8: APPLICATION SCHEMATIC



© 2012 Microchip Technology Inc.

PIC12LF1840T39A

TABLE 28-8: BILL OF MATERIALS

	Designator	Value	Description				
	U1	PIC18FXXXX	Microcontroller with integrated UHF transmitter				
	C6, C7	0.1 µF	Decoupling				
c	R6	470 Ω	Current limiting				
Common	DS1	RED	LED				
Log Contraction	R3	10 kΩ	Weak pull-down for RF configuration				
0	R4	100 Ω					
	R1, R5	47 kΩ	Voltage divider				
	C4	1000 pF					
	L5	120 nH					
	C5	100 pF					
보	C3, L1, L3	0Ω					
434 MHz	L4	39 nH	Matching to 50 Ω				
43	C2	6.8 pF					
	L2	2.2 nH					
	X1	24 MHz					
	L5	12 nH					
	C5	1 pF					
F	C3, L4	DNP					
868 MHz	L3	27 nH	Matching to 50 Ω				
86	C2	2.7 pF					
	L1, L2	0Ω					
	X1	26 MHz					
	L5	8.2 nH					
	L1, L4, C2	0Ω					
F	C5	4.7 pF					
915 MHz	C3	1.2 pF	Matching to 50 Ω				
91;	L3	2.4 nH					
	L2	10 nH					
	X1	26 MHz	1				

29.0 IN-CIRCUIT SERIAL PROGRAMMING[™] (ICSP[™])

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSPTM refer to the "PIC12LF1840T48A/39A Programming Specification" (DS41595).

29.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

Some programmers produce VPP greater than VIHH (9.0V), an external circuit is required to limit the VPP voltage. See Figure 29-1 for example circuit.




FIGURE 29-1: VPP LIMITER EXAMPLE CIRCUIT

specification of the PIC12LF1840T39A.

 $\ensuremath{\textcircled{}^{\odot}}$ 2012 Microchip Technology Inc.

29.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC12LF1840T39A device to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. $\overline{\text{MCLR}}$ is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See **Section 7.3 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

29.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6 connector) configuration. See Figure 29-2.

FIGURE 29-2: ICD RJ-11 STYLE CONNECTOR INTERFACE



Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 29-3.


FIGURE 29-3: PICkit[™] STYLE CONNECTOR INTERFACE



For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 29-4 for more information.





NOTES:

30.0 INSTRUCTION SET SUMMARY

Each PIC16 instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- Byte Oriented
- · Bit Oriented
- Literal and Control

The literal and control category contains the most varied instruction word format.

Table 30-3 lists the instructions recognized by the MPASMTM assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

30.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 30-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

TABLE 30-2: ABBREVIATION DESCRIPTIONS

Field	Description
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

FIGURE 30-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations	0
OPCODE d f (FILE #)	
d = 0 for destination W d = 1 for destination f f = 7-bit file register address	_
Bit-oriented file register operations	0
OPCODE b (BIT #) f (FILE #)	
b = 3-bit bit address f = 7-bit file register address	
Literal and control operations	
General	_
	0
OPCODE k (literal)	
k = 8-bit immediate value	
CALL and GOTO instructions only	
13 11 10 ()
OPCODE k (literal)	
k = 11-bit immediate value	
MOVLP instruction only	
)
OPCODE k (literal)	
k = 7-bit immediate value	
MOVLB instruction only	
)
OPCODE k (literal)	
k = 5-bit immediate value	
BRA instruction only	_
13 9 8 OPCODE k (literal)	0
k = 9-bit immediate value	
FSR Offset instructions	
)
OPCODE n k (literal)	
n = appropriate FSR k = 6-bit immediate value	
FSR Increment instructions	-
13 3 2 1 (OPCODE n m (mod	_
n = appropriate FSR m = 2-bit mode value	
OPCODE only	
OPCODE	

Mnemonic, Operands		Description		14-Bit Opcode			;	Status	Neter
				MSb			LSb	Affected	Notes
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
		BYTE ORIENTED	SKIP OPERATIO	ONS					
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE R		ATION	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
		BIT-ORIENTED S	KIP OPERATIO	NS					
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL	-								1
ADDLW	k	Add literal and W	1	11	1110	kkkk		C, DC, Z	
ANDLW	k	AND literal with W	1	11		kkkk		Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk		Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k			
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	レレレレ	Z	1

TABLE 30-3: PIC12LF1840T39A ENHANCED INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

Mnemonic, Operands		Description	Cycles	14-Bit Opcode			Status	Natas	
		Description	Cycles	MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	-	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	-	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
	INHERENT OPERATIONS					•			
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	-	No Operation	1	00	0000	0000	0000		
OPTION	-	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	-	Software device Reset	1	00	0000	0000	0001		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER OPT	IMIZED					•	•
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm							
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	kkkk	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	1nmm		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk	kkkk		2

TABLE 30-3: PIC12LF1840T39A ENHANCED INSTRUCTION SET (CONTINUED)

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Table in the MOVIW and MOVWI instruction descriptions.

30.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	$-32 \le k \le 31$ n \in [0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.
	FOR is limited to the second 0000h

FSRn is limited to the range 0000h -FFFFh. Moving beyond these bounds will cause the FSR to wrap-around.

ANDLW	AND literal with W		
Syntax:	[<i>label</i>] ANDLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	(W) .AND. (k) \rightarrow (W)		
Status Affected:	Z		
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.		

ADDLW	Add literal and W		
Syntax:	[<i>label</i>] ADDLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	$(W) + k \to (W)$		
Status Affected:	C, DC, Z		
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.		

ANDWF	AND W with f		
Syntax:	[<i>label</i>] ANDWF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	(W) .AND. (f) \rightarrow (destination)		
Status Affected:	Z		
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.		

ADDWF	Add W and f		
Syntax:	[label] ADDWF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	(W) + (f) \rightarrow (destination)		
Status Affected:	C, DC, Z		
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.		

ASRF	Arithmetic Right Shift
Syntax:	[<i>label</i>]ASRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \ \in \ [0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in reg-

ister 'f'.

		-		
►	register f	→	С	

ADDWFC	ADD W and CARRY bit to f		
Syntax:	[<i>label</i>] ADDWFC f {,d}		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	$(W) + (f) + (C) \rightarrow dest$		
Status Affected:	C, DC, Z		
Description:	Add W, the Carry flag and data me		

on: Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

BCF	Bit Clear f
Syntax:	[<i>label</i>]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch	BTFSS
Syntax:	[label]BRA label	Syntax:
	[<i>label</i>]BRA \$+k	Operands:
Operands:	$-256 \le label - PC + 1 \le 255$	
	$-256 \le k \le 255$	Operation:
Operation:	$(PC) + 1 + k \rightarrow PC$	Status Affected
Status Affected:	None	Description:
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a two-cycle instruc- tion. This branch has a limited range.	

BRW	Relative Branch with W
Syntax:	[<i>label</i>] BRW
Operands:	None
Operation:	$(PC) + (W) \to PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be $PC + 1 + (W)$. This instruction is a two-cycle instruc- tion.

BSF	Bit Set f
Syntax:	[<i>label</i>]BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ntax:	[label] BTFSS f,b
erands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
eration:	skip if (f) = 1
itus Affected:	None
scription:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

Bit Test f, Skip if Set

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	$\begin{array}{l} (PC)+1 \rightarrow TOS, \\ k \rightarrow PC<10:0>, \\ (PCLATH<6:3>) \rightarrow PC<14:11> \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruc- tion.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$ $1 \rightarrow \overline{PD}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALLW	Subroutine Call With W	COMF	Complement f
Syntax:	[label] CALLW	Syntax:	[label] COMF
Operands:	None	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(PC) +1 → TOS, (W) → PC<7:0>, (PCLATH<6:0>) → PC<14:8>	Operation: Status Affected:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	None	Description:	The contents of rep plemented. If 'd' is
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a two-cycle instruction.		stored in W. If 'd' is stored back in regi

ax:	[<i>label</i>] COMF f,d
ands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
ation:	$(\overline{f}) \rightarrow (destination)$
is Affected:	Z
cription:	The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{(W)} \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is

set.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<6:3> \rightarrow PC<14:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<6:3>. GOTO is a two-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[label] INCF f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)	Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

LSLF	Logical Left Shift
Syntax:	[<i>label</i>]LSLF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	C ← register f ←0

LSRF	Logical Right Shift	
Svntax:	[<i>label</i>]LSLF f{.d}	

Syntax:	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1 \right] \end{array}$
Operation:	$\begin{array}{l} 0 \rightarrow dest < 7 > \\ (f < 7:1 >) \rightarrow dest < 6:0 >, \\ (f < 0 >) \rightarrow C, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	0 → register f → C

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

© 2012 Microchip Technology Inc.

ΜΟΥΙΨ	Move INDFn to W
Syntax:	[<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{•} \ &\text{FSR + 1 (preincrement)} \\ &\text{•} \ &\text{FSR - 1 (predecrement)} \\ &\text{•} \ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be} \\ &\text{either:} \\ &\text{•} \ &\text{FSR + 1 (all increments)} \\ &\text{•} \ &\text{FSR - 1 (all decrements)} \\ &\text{•} \ &\text{Unchanged} \end{split}$
Status Affected:	Z

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

MOVLB	Move literal to BSR
Syntax:	[label] MOVLB_k

Syntax.	
Operands:	$0 \leq k \leq 15$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The five-bit literal 'k' is loaded into the Bank Select Register (BSR). The "don't cares" will be assembled to '0'.

MOVLP	Move literal to PCLATH
Syntax:	[label] MOVLP k
Operands:	$0 \le k \le 127$
Operation:	$k \rightarrow PCLATH$
Status Affected:	None
Description:	The seven-bit literal 'k' is loaded into the PCLATH register.
MOVLW	Move literal to W
Syntax:	[<i>label</i>] MOVLW k
Syntax: Operands:	[<i>label</i>] MOVLW k 0 ≤ k ≤ 255
2	
Operands:	$0 \le k \le 255$
Operands: Operation:	$0 \le k \le 255$ $k \rightarrow (W)$
Operands: Operation: Status Affected:	$0 \le k \le 255$ $k \to (W)$ None The eight-bit literal 'k' is loaded into W register. The "don't cares" will assem-
Operands: Operation: Status Affected: Description:	$0 \le k \le 255$ $k \to (W)$ None The eight-bit literal 'k' is loaded into W register. The "don't cares" will assem- ble as '0's.

After Instr	uctio	n	
	W	=	0x5A

MOVWF	Move W to f		
Syntax:	[<i>label</i>] MOVWF f		
Operands:	$0 \leq f \leq 127$		
Operation:	$(W) \rightarrow (f)$		
Status Affected:	None		
Description:	Move data from W register to register 'f'.		
Words:	1		
Cycles:	1		
Example:	MOVWF OPTION		
	$\begin{array}{rrrr} \text{Before Instruction} & & \\ & \text{OPTION} & = & 0xFF \\ & W & = & 0x4F \\ \text{After Instruction} & & \\ & & \text{OPTION} & = & 0x4F \\ & & W & = & 0x4F \end{array}$		

MOVWI	Move W to INDFn		
Syntax:	[<i>label</i>] MOVWI ++FSRn [<i>label</i>] MOVWIFSRn [<i>label</i>] MOVWI FSRn++ [<i>label</i>] MOVWI FSRn [<i>label</i>] MOVWI k[FSRn]		
Operands:	n ∈ [0,1] mm ∈ [00,01,10,11] -32 ≤ k ≤ 31		
Operation:	$\label{eq:W} \begin{split} W &\rightarrow INDFn \\ \text{Effective address is determined by} \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + 1 \ (\text{predecrement}) \\ \bullet \ FSR + k \ (\text{relative offset}) \\ \text{After the Move, the FSR value will be either:} \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \text{Unchanged} \end{split}$		
Status Affected:	None		

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP

NOP	No Operation		
Syntax:	[label] NOP		
Operands:	None		
Operation:	No operation		
Status Affected:	None		
Description:	No operation.		
Words:	1		
Cycles:	1		
Example:	NOP		

OPTION	Load OPTION_REG Register with W	
Syntax:	[label] OPTION	
Operands:	None	
Operation:	$(W) \to OPTION_REG$	
Status Affected:	None	
Description:	Move data from W register to OPTION_REG register.	

RESET	Software Reset	
Syntax:	[label] RESET	
Operands:	None	
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.	
Status Affected:	None	
Description:	This instruction provides a way to execute a hardware Reset by software.	

RETFIE	Return from Interrupt		
Syntax:	[<i>label</i>] RETFIE k		
Operands:	None		
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$		
Status Affected:	None		
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.		
Words:	1		
Cycles:	2		
Example:	RETFIE		
	After Interrupt PC = TOS GIE = 1		

RETURN	Return from Subroutine		
Syntax:	[label] RETURN		
Operands:	None		
Operation:	$TOS \rightarrow PC$		
Status Affected:	None		
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.		

RETLW	Return with literal in W	D I E	Detete Left filmen als Open
Syntax:	[<i>label</i>] RETLW k	RLF	Rotate Left f through Carry
Operands:	$0 \le k \le 255$	Syntax:	[<i>label</i>] RLF f,d
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Status Affected:	None	Operation:	See description below
Description:	The W register is loaded with the eight	Status Affected:	С
	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is
Words:	1		stored back in register 'f'.
Cycles:	2		C Register f
Example:	CALL TABLE;W contains table	Words:	1
	;offset value • ;W now has table value	Cycles:	1
TABLE	•	Example:	RLF REG1,0
	 ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; . . . RETLW kn ; End of table 		Before Instruction REG1 = 1110 0110 C = 0 - <t< td=""></t<>
	Before Instruction W = 0x07 After Instruction W = value of k8		

RRF	Rotate Right f through Carry		
Syntax:	[<i>label</i>] RRF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	See description below		
Status Affected:	С		
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.		
	C Register f		

SUBLW	Subtract W from literal			
Syntax:	[label] SL	JBLW k		
Operands:	$0 \leq k \leq 255$	$0 \le k \le 255$		
Operation:	k - (W) → (W	$k - (W) \rightarrow (W)$		
Status Affected:	C, DC, Z	C, DC, Z		
Description:	The W register is subtracted (2's com- plement method) from the eight-bit literal 'k'. The result is placed in the W register.			
	C = 0	W > k		
	C = 1	$W \leq k$		
	DC = 0	W<3:0> > k<3:0>		

DC = 1

 $W<3:0> \le k<3:0>$

W<3:0> > f<3:0>

 $W<3:0> \le f<3:0>$

SLEEP	Enter Sleep mode		
Syntax:	[label] SLEEP		
Operands:	None		
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT}, \\ 0 \rightarrow \text{WDT prescaler}, \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$		
Status Affected:	TO, PD		
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.		

SUBWF	Subtract W from f		
Syntax:	[label] SU	BWF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(f) - (W) \rightarrow (d	estination)	
Status Affected:	C, DC, Z		
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.		
	C = 0	W > f	
	C = 1	$W \leq f$	

DC = 0

DC = 1

SUBWFB	Subtract W from f with Borrow
Syntax:	SUBWFB f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f						
Syntax:	[label] SWAPF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$						
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$						
Status Affected:	None						
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.						

XORLW	Exclusive OR literal with W						
Syntax:	[<i>label</i>] XORLW k						
Operands:	$0 \le k \le 255$						
Operation:	(W) .XOR. $k \rightarrow (W)$						
Status Affected:	Z						
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.						

TRIS	Load TRIS Register with W					
Syntax:	[label] TRIS f					
Operands:	$5 \le f \le 7$					
Operation:	(W) \rightarrow TRIS register 'f'					
Status Affected:	None					
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.					

XORWF	Exclusive OR W with f						
Syntax:	[<i>label</i>] XORWF f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	(W) .XOR. (f) \rightarrow (destination)						
Status Affected:	Z						
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.						


31.0 ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings^(†)


Ambient temperature under bias	-40°C to +125°C
Ambient temperature under blas	40 0 10 1 120 0
Storage temperature	55°C to +150°C
Voltage on VDD with respect to Vss, PIC12LF1840T39A	
Voltage on MCLR with respect to Vss	0.3V to +9.0V
Voltage on all other pins with respect to Vss	
Total power dissipation ⁽¹⁾	
Maximum current out of Vss pin, -40°C \leq TA \leq +85°C for industrial	
Maximum current into VDD pin, -40°C \leq TA \leq +85°C for industrial	
Clamp current, IK (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - $\sum_{i} OH + \sum_{i} V $	χ DD – VOH) x IOH} + Σ(VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.









PIC12LF	-1840T39A		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
D001	Vdd	Supply Voltage					\land	
		PIC12LF1840T39A	1.8 2.5	_	3.6 3.6	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz (NOTE 2)	
D002*	VDR	RAM Data Retention Voltage ⁽¹⁾						
		PIC12LF1840T39A	1.5	_	—	V	Device in Sleep mode))	
	VPOR*	Power-on Reset Release Voltage	_	1.6	_	V		
	VPORR*	Power-on Reset Rearm Voltage						
		PIC12LF1840T39A	_	0.8		V	Device in Sleep mode	
D003	VADFVR	Fixed Voltage Reference Voltage for	-7		6	%	1.024 √, VDD ≥2.5V, 85°C (NOTE 3)	
		ADC, Initial Accuracy	-7		6		2.0487, XD7≥2.5V, 85°C	
D003A	VCDAFVR	Fixed Voltage Reference Voltage for Comparator and DAC, Initial Accuracy	-11 -11		7 7	se //	1.024V, VDD ≥ 2.5V, 85°C 2.04&V, VDD ≥ 2.5V, 85°C	
D003C*	TCVFVR	Temperature Coefficient, Fixed Voltage Reference	1	-114	$\overline{\mathbb{D}}$		\rightarrow	
D003D*	$\Delta VFVR/$ ΔVIN	Line Regulation, Fixed Voltage Reference		0.225	X	~%/∨		
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05))	V/ms	See Section 7.1 "Power-on Reset (POR)" for details.	


31.1 DC Characteristics: PIC12LF1840T39A-I (Industrial)

These parameters are characterized but not tested. Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: PLL required for 32 MHz operation.

3: For proper operation, the minimum value of the AQQ positive voltage reference must be 1.8V or greater. When selecting the FVR or the VREF+ pin as the source of the ADC positive voltage reference, be aware that the voltage must be 1.8V or greater.



31.2 DC Characteristics: PIC12LF1840T39A-I (Industrial)

PIC12LF	1840T39A			d Operati i g tempera			ess otherwise stated) ≤ +85°C for industrial	
Param	Device					Conditions		
No.	Characteristics	Min.	Тур†	Max.	Units VDD		Note	
	Supply Current (IDD) ^(1,)	2)					\sim	
D010		_	5.0	12	μA	1.8	Fosc = 32 kHz, -40°C to +85°C	
			6.8	14	μA	3.0	LP Oscillator mode	
D011		_	60	115	μA	1.8	Fosc = 1 MHz	
			111	200	μA	3.0	XT Oscillator mode	
D012		_	135	280	μA	1.8	Fosc = 4 MHz	
		_	239	460	μA	3.0	XT Oscillator mode	
D013		_	34	170	μA	1.8	Fosc = 1 MHZ	
			69	250	μA	3.0	EC Oscillator mode, Medium-Power mode	
D014		_	118	250	μA	1.8 <	FOSC=AMHIZ	
		—	222	420	μA	3.0	EC Oscillator mode, Medium-Power mode	
	Supply Current (IDD) ^(1,)	2)				$\langle \! \langle \! \rangle \! \rangle$		
D015		_	2.5	20	μA	1.8	Fosc = 31 kHz	
		_	4.0	22	μ Α (3.0	LFINTOSC mode	
D016		_	103	190	μΑ	1.8	Fosc = 500 kHz	
		_	124	220 <	õA	3.0	MFINTOSC mode	
D017*		_	.44	0.8	mA	1.8	Fosc = 8 MHz	
			.67	1:25	mA	3.0	HFINTOSC mode	
D018		_	0.6	1.8	mA	1.8	Fosc = 16 MHz	
			0.95	1.8	mA	3.0	HFINTOSC mode	
D019		-/	1.9	3.0	mA	3.0	Fosc = 32 MHz	
		_	2.3	3.3	mA	3.6	HFINTOSC mode (Note 3)	
	Supply Current (IDD) ^(1,)	2)						
D020	\land	$\langle \bigtriangledown \rangle$	2.0	2.5	mA	3.0	Fosc = 32 MHz	
			2.5	3.0	mA	3.6	HS Oscillator mode (Note 4)	
D021	7/	\searrow	124	300	μA	1.8	Fosc = 4 MHz	
		—	212	400	μA	3.0	EXTRC mode (Note 5)	

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

8 MHz internal RC oscillator with 4xPLL enabled.

4: 8 MHz crystal oscillator with 4xPLL enabled.

For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in k Ω .

31.3 DC Characteristics: PIC12LF1840T39A-I (Power-Down)

PIC12LF1	840T39A		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param Device Characteris	Device Characteristics	Min.	Тур†	Max.	Units		Conditions			
NO.				+85°C		Vdd	Note			
Power-down Base Current (IPD) ⁽²⁾										
D022		—	0.02	1.0	μA	1.8	WDT, BOR, FVR, and TIOSC dis-			
		—	0.03	1.1	μA	3.0	abled, all Peripherals Inactive			
D023		—	0.3	1.5	μA	1.8	LPWDT Current (Note 1)			
		—	0.5	2.0	μA	3.0				
D023A		—	3.3	25	μA	1.8	FVR Current (Note 1)			
		—	3.4	27	μA	3.0				
D024		—	6.9	15	μA	3.0	BOR Current (Note 1)			
D025		—	.74	4.0	μA	1.8	TOSC Current (Note 1)			
		_	.86	4.5	μA	3.0				
D026		_	0.1	1.5	μA	1.8	AAD Current (Note 1, Note 3), no			
		_	0.1	2.0	μA	3.0	conversion in progress			
	Power-down Base Current	(IPD) ⁽²⁾				$\langle \nabla F$	7			
D026A*		—	250	—	μA	1.8	A/D Current (Note 1, Note 3),			
		—	250	—	μA	3.0	conversion in progress			
D027		_	2.6	7.0	, juà)/1.8	Cap Sense Low-Power			
		—	3.9	9.0	ÂΨ	3.0	Oscillator mode (Note 1)			
D027A		—	5.6	~?``	<μA	1.8	Cap Sense Medium-Power			
		—	8.0	12	ΜμΑ	3.0	Oscillator mode (Note 1)			
D027B		_	15	25	μA	1.8	Cap Sense High-Power			
		—	39	45	μA	3.0	Oscillator mode (Note 1)			
D028			√ 4.8	>15	μA	1.8	Comparator Current, Low-Power			
		\triangleleft	4.9	17	μA	3.0	mode, one comparator enabled (Note 1)			
D028A		$\overline{\mathcal{F}}$	27	50	μA	1.8	Comparator Current, High-Power			
			28	55	μA	3.0	mode, one comparator enabled (Note 1)			

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral A current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part ip Sleep mode with all I/O pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC.

	DC CI	HARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C \leq TA \leq +85°C for industrial					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
	VIL	Input Low Voltage					\land	
		I/O PORT:					\sim	
D030		with TTL buffer	—	—	—	_		
D030A			—	_	0.15 Vdd	V	1.8V ≤ VDD ≤ 3.6∀	
D031		with Schmitt Trigger buffer	—	_	0.2 Vdd	V	2.0V ≤ VDD ≤ 3.6V	
		with I ² C™ levels	_	_	0.3 VDD	V		
		with SMBus levels	_		0.8	V	2.7V ≤ YDD ≤ 3.6V	
D032		MCLR, OSC1 (RC mode) ⁽¹⁾	_	_	0.2 VDD	V	\land	
D033		OSC1 (HS mode)	_	_	0.3 VDD	V		
	VIH	Input High Voltage				(
		I/O ports:		_	_			
D040		with TTL buffer				$\langle \rangle$	\setminus (
D040A			0.25 VDD +	_		Ŵ	$1,8V \leq VDD \leq 3.6V$	
			0.8			$\langle \rangle$		
D041		with Schmitt Trigger buffer	0.8 VDD	_	$\overline{}$	V	$2.0V \le V \text{DD} \le 3.6V$	
		with I ² C™ levels	0.7 VDD	_	$\langle \langle \rangle$	∕ v		
		with SMBus levels	2.1		$\overline{\langle \cdot \rangle}$	V	$2.7V \le VDD \le 3.6V$	
D042		MCLR	0.8 VDD		\longrightarrow	V		
D043A		OSC1 (HS mode)	0.7 VDD	$\overline{/+ \wedge}$))_	V		
D043B		OSC1 (RC mode)	0.9 VDD/		-	V	(Note 1)	
	lı∟	Input Leakage Current ⁽²⁾		$\checkmark/$	L			
D060		I/O ports		±>5	± 125	nA	Vss \leq VPIN \leq VDD, Pin at high- impedance at 85°C	
D061		MCLR ⁽³⁾	$\wedge \uparrow \subseteq$	± 50	± 200	nA	Vss ≤ Vpin ≤ Vdd at 85°C	
	IPUR	Weak Pull-up Current	$\checkmark \checkmark \diamond$					
D070*		· · · · · · · · · · · · · · · · · · ·	25	100	200	μA	VDD = 3.3V, VPIN = VSS	
	VOL	Output Low Voltage				·		
D080		I/O ports	-	_	0.6	V	IOL = 6mA, VDD = 3.3V IOL = 1.8mA, VDD = 1.8V	
-	Voн	Output High Voltage ⁽⁴⁾	•					
		I/O ports	VDD - 0.7	_		V	ІОН = 3mA, VDD = 3.3V ІОН = 1mA, VDD = 1.8V	
090			100 0.1				10H = 111A, VDD = 1.0V	
D090		Capacitive Loading Specs on					10H - 111A, VDD - 1.6V	
D090 D101*	cosc2				15	pF	In XT, HS and LP modes when external clock is used to drive OSC1	

31.4 DC Characteristics: PIC12LF1840T39A-I

^t These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Vin RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

Are the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

31.5 Memory Programming Requirements

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
		Program Memory Programming Specifications						
D110	VIHH	Voltage on MCLR/VPP/RA5 pin	8.0	_	9.0	V	(Note 3, Note 4)	
D112		VDD for Bulk Erase	2.7	_	VDD max.	V	(\bigcirc)	
D113	VPEW	VDD for Write or Row Erase	Vdd min.	—	VDD max.	V		
D114	IPPPGM	Current on MCLR/VPP during Erase/ Write	_	_	1.0	mA		
D115	IDDPGM	Current on VDD during Erase/Write	—		5.0	ma		
		Data EEPROM Memory			~	$\langle V \rangle$	$\langle \rangle$	
D116	ED	Byte Endurance	100K	_		EAW	40°C to +85°C	
D117	Vdrw	VDD for Read/Write	Vdd min.	—	VDD max	Y		
D118	TDEW	Erase/Write Cycle Time	_	4.0	5.0	ms		
D119	TRETD	Characteristic Retention	20		\longrightarrow	Year	Provided no other specifications are violated	
D120	TREF	Number of Total Erase/Write Cycles before Refresh ⁽²⁾	1M	10M	2_	E/W	-40°C to +85°C	
		Program Flash Memory	$\langle \rangle$	$\langle \cdot \rangle$				
D121	Eр	Cell Endurance	(10K)	\searrow	—	E/W	-40°C to +85°C (Note 1)	
D122	Vpr	VDD for Read	Vob min.	_	VDD max.	V		
D123	Tiw	Self-timed Write Cycle Time	\searrow	2	2.5	ms		
D124	TRETD	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated	

† Data in "Typ" column is at 3.0 26°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

2: Refer to Section 11.2 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

- 3: Required only if single-supply programming is disabled.
- 4: The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the MPLAB ICD 2 VPP voltage must be placed between the MPLAB ICD 2 and target system when programming or debugging with the MPLAB ICD 2.

31.6 Thermal Considerations

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Sym.	Characteristic	Тур.	Units	Conditions			
θJA	Thermal Resistance Junction to Ambient	TBD	°C/W	14-pin TSSOP 4x4mm package			
θJC	Thermal Resistance Junction to Case	TBD	°C/W	14-pin TSSOP 4x4mm package			
TJMAX	Maximum Junction Temperature	150	°C				
PD	Power Dissipation	_	W	PD = PINTERNAL + PI/Ø			
PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x $V_{D}\phi^{(1)}$			
Pı/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$			
PDER	Derated Power	_	W	PDER = PDMAX (TX - TA)/ θ JA ⁽²⁾			
	g temperatu Sym. 0JA 0JC TJMAX PD PINTERNAL PI/O	g temperature -40°C ≤ TA ≤ +125°C Sym. Characteristic 0JA Thermal Resistance Junction to Ambient 0JC Thermal Resistance Junction to Case TJMAX Maximum Junction Temperature PD Power Dissipation PINTERNAL Internal Power Dissipation PI/O I/O Power Dissipation	g temperature -40°C ≤ TA ≤ +125°C Sym. Characteristic Typ. 0JA Thermal Resistance Junction to Ambient TBD 0JC Thermal Resistance Junction to Case TBD TJMAX Maximum Junction Temperature 150 PD Power Dissipation — PINTERNAL Internal Power Dissipation — PI/O I/O Power Dissipation —	g temperature -40°C ≤ TA ≤ +125°C Sym. Characteristic Typ. Units 0JA Thermal Resistance Junction to Ambient TBD °C/W 0JC Thermal Resistance Junction to Case TBD °C/W TJMAX Maximum Junction Temperature 150 °C PD Power Dissipation — W PINTERNAL Internal Power Dissipation — W PI/O I/O Power Dissipation — W			

Legend: TBD = To Be Determined

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature.

3: T_J = Junction Temperature.

31.7 **RF Transmitter Electrical Specifications**

Symbol	Description	Conditions	Min.	Тур.	Max.	Unit
Current Cor	nsumption		\sum			
IDDSL	Supply Current in Sleep mode	-	_	0.5	1	μA
IDDT_315	Supply Current in Transmit	RFOP = +10 dBm 50% 00K	_	11	—	mA
	mode at 315 MHz*	RFOP = +10 dBm FSK	—	15	—	mA
		RFOP = 0 dBm/FSK	—	9	—	mA
IDDT_915	Supply Current in Transmit	RFOP ≠ +10 dBm FSK RFOP = 0 dBm FSK	—	17.5	—	mA
	mode at 915 MHz*	RFOF=DOBINFSK		10.5		mA
	eband Specifications			[450	
FBAND	Accessible Frequency Bands See details in Table 7.	Band Q, with FXOSC = 22 MHz	310		450	MHz
	See details in Table 7.	Band 0, with FXOSC = 24 MHz	312	—	450	MHz
		Band 0, with FXOSC = 26 MHz	338	—	450	MHz
		Band 1, with FXOSC = 26 MHz	860	—	870	MHz
			902	—	928	MHz
FDA	Frequency deviation, FSK	—	10	—	200	kHz
BRF	Bit rate, FSK	Permissible Range	0.5	—	100	kbps
BRO	Bit rate, OOK	Permissible Range	0.5	_	10	kbps
OOK_B	OOK Modulation Depth	—	—	45	—	dB
RFOP	RF output power in 50 Ohms	High-Power Setting	7	10	—	dBm
	in either frequency bands	Low-Power Setting*	-3	0	—	dBm
RFOPFL	RF output power flatness	From 315 to 390 MHz	_	2	—	dB
DRFQPX	Variation in RF output power	2.5V to 3.3V	—	—	3	dB
	with supply voltage	1.8V to 3.7V	—	—	7	dB
RHM	∕Transmitter phase noise	At offset: 100 kHz	—	-82	-76	dBc/Hz
		350 kHz	—	-92	-81	dBc/Hz
$\left \right\rangle$		550 kHz 1.15 MHz	_	-96 -103	-91 -101	dBc/Hz dBc/Hz
STEP 22	RF frequency step	FXOSC = 22 MHz, Band 0		1.34277		kHz
STEP 24	RF frequency step	FXOSC = 24 MHz, Band 0		1.46484		kHz
STEP 26	RF frequency step	FXOSC = 26 MHz, Band 0		1.58691		kHz
	17 F	FXOSC = 26 MHz, Band 1	_	3.17383	—	kHz

Symbol	Description	Conditions	Min.	Тур.	Max.	Unit
FXOSC	Crystal Oscillator Frequency	—	—	22	—	MHz
			—	24	—	MHz
			—	26		MHz
Timing Spe	cifications					\sim
t _{WAKE}	Time from Sleep to Tx mode	XTAL dependant, with spec'd XTAL	_	650	2000 <	<u>_us</u>
t _{OFFT}	Timer from Tx data activity to Sleep	Programmable	_	2 20	(f)	ms ms
t _{RAMP}	PA Ramp up and down time	_	—	20 <	$\overline{\langle \mathcal{F} \rangle}$	us
t _{START}	Time before CTRL pin mode selection.	Time from power on to sampling of CTRL	_	1	\supset	ms
f _{CTRL}	CTRL Clock Frequency	—		$\langle \rangle$	> 10	MHz
t _{CH}	CTRL Clock High time	—	45	$\langle \rangle $	—	ns
t _{CL}	CTRL Clock Low time		45	$\overline{\langle } \rangle$	_	ns
t _{RISE}	CTRL Clock Rise time	_		\searrow -	5	ns
t _{FALL}	CTRL Clock Fall time	- /	L L	\rightarrow –	5	ns
t _{SETUP}	DATA Setup time	From DATA transition to CTRK rising edge	45	_	—	ns
t _{HOLD}	DATA Hold time	From CTRL rising edge to DATA transition	∕∕45	_	—	ns
t ₀	Time at '1' on DATA during Recovery Sequence Timing	See Figure 28-4	—	—	5	ns
t ₁	Time at '0' on DATA during Recovery Sequence Timing	See Figure 28-4	5	_	—	ns

31.7 **RF Transmitter Electrical Specifications**

TABLE 31-1: POWER CONSUMPTION IN TX MODE


))

Frequency Band	Conditions	Typical Current Drain		
310 to 450 MHz	POUT = +10 dBm OOK modulation with 50% duty cycle	11 mA		
	Pout = +10 dBm, FSK modulation	15 mA		
	Pour = 0 dBm, FSK modulation	9 mA		
860 to 870 MHz	POUT = +10 dBm, FSK modulation	16.5 mA		
	POUT = 0 dBm, FSK modulation	10 mA		
902 to 928 MHz	ROUT = +10 dBm, FSK modulation	17.5 mA		
	POUT = 0 dBm, FSK modulation	10.5 mA		

31.8 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS



31.9 AC Characteristics: PIC12LF1840T39A-I




FIGURE 31-5: CLOCK TIMING

TABLE 31-2: CLOCK OSCILLATOR TIMING REQUIREMENTS

-	g tempera	ature -40°C ≤ TA ≤ +125°C			/		
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	DC		0.5	MHz	EC Oscillator mode (low)
			DC	$- \wedge$	$\langle \mathbf{A} \rangle$	/ MHz	EC Oscillator mode (medium)
			DC			MHz	EC Oscillator mode (high)
		Oscillator Frequency ⁽¹⁾	_	, 32.768 <	(—	kHz	LP Oscillator mode
			0.1 _	$\langle \mathcal{A} \rangle$	> 4	MHz	XT Oscillator mode
			1		4	MHz	HS Oscillator mode, VDD \leq 2.7V
					20	MHz	HS Oscillator mode, VDD > 2.7V
			DC	\searrow	4	MHz	RC Oscillator mode
OS02	Tosc	External CLKIN Period ⁽¹⁾	<u>_</u> 27	× –	8	μS	LP Oscillator mode
			250	_	×	ns	XT Oscillator mode
			5 0	_	×	ns	HS Oscillator mode
			31.25	_	×	ns	EC Oscillator mode
		Oscillator Period	_	30.5		μS	LP Oscillator mode
			250	—	10,000	ns	XT Oscillator mode
			50	—	1,000	ns	HS Oscillator mode
			250	—	—	ns	RC Oscillator mode
OS03	TCY	Instruction Cycle Time(1)	200		DC	ns	Tcy = Fosc/4
OS04*	TosH,	External CLKIN High,	2	_	_	μS	LP oscillator
	TosL	External CLKIN Low	100	—	—	ns	XT oscillator
		$\langle \rangle$	20	—	—	ns	HS oscillator
OS05*	TosR,	External CLKIN Rise,	0	_	8	ns	LP oscillator
	TOSF	External CLKIN Fall	0	—	×	ns	XT oscillator
\sim	\checkmark	¥/	0	_	×	ns	HS oscillator

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. The device is tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for the device.

TABLE 31-3: **OSCILLATOR PARAMETERS**

Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions
OS08	HFosc	Internal Calibrated HFINTOSC	±2%	-	16.0	—	MHz	$0^{\circ}C \le TA \le +60^{\circ}C, VDD \ge 2.5V$
		Frequency ⁽²⁾	±3%	_	16.0	_	MHz	$60^{\circ}C \le TA \le +85^{\circ}C$, VDQ $\ge 2.5V$
			±5%	_	16.0	_	MHz	-40°C ≤ TA ≤ +125°C
OS08A	MFosc	Internal Calibrated MFINTOSC	±2%	_	500	_	kHz	$0^{\circ}C \leq TA \leq +60^{\circ}C, VDQ \geq 2.5V$
		Frequency ⁽²⁾	±3%	_	500	_	kHz	$60^{\circ}C \le T_{\text{A}} \le +85^{\circ}C$, $VDD \ge 2.5V$
			±5%	_	500	_	kHz	-40°C ≤ TA ≤ ±125°C
OS09	LFosc	Internal LFINTOSC Frequency	—	21.5	31	40.5	kHz	-20°C ≤ TA ≤ +125°C
OS10*	TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time MFINTOSC	—	_	5	8	μş	
		Wake-up from Sleep Start-up Time	—	—	20	30)ųš	

Standard Operating Conditions (unless otherwise stated)

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not † tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. The device is tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for the device.
To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as

possible. 0.1 µF and 0.01 µF values in parallel are recommended.

3: By design.


TABLE 31-4: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 3.6V)

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4		8	MHz	
F11	Fsys	On-Chip VCO System Frequency	16	_	32	MHz	
F12	TRC	PLL Start-up Time (Lock Time)	_	_	2	ms	
F13*	ΔCLK	CLKOUT Stability (Jitter)	-0.25%	—	+0.25%	%	

These parameters are characterized but not tested.

Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.







	Standard Operating Conditions (unless otherwise stated)Operating Temperature -40°C \leq TA \leq +125°C										
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ ⁽¹⁾		_	70	ns	VDD = 3.0-5.0V				
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ ⁽¹⁾	_	_	72	ns	VDD = 3.0-5.0V				
OS13	TckL2ioV	CLKOUT↓ to Port out valid ⁽¹⁾	_	_	20	ns	$\langle \langle \rangle$				
OS14	TioV2ckH	Port input valid before CLKOUT↑ ⁽¹⁾	Tosc + 200 ns	_	_	ns	$\square \diamond$				
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	_ns \	VDD = 3.0-5.0V				
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50	_	$\overline{\mathcal{A}}$	ns	VDD = 3.0-5.0V				
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	- <	$\langle \rangle$	ns					
OS18*	TioR	Port output rise time		90 55	140	ns	VDD = 1.8V VDD = 3.0-5.0V				
OS19*	TioF	Port output fall time	=	60 44	80 60	ns	VDD = 1.8V VDD = 3.0-5.0V				
OS20*	Tinp	INT pin input high or low time	25	\searrow	—	ns					
OS21*	Tioc	Interrupt-on-change new input level time	25	 		ns					

These parameters are characterized but not tested. †

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.








TABLE 31-6:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERAND BROWN-OUT RESET PARAMETERS

Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
30	ТмсL	MCLR Pulse Width (low)	2 5	_		μS μS	VDD = 3.3-5V, -40°C to +85°C VDD = 3.3-5V		
31	TWDTLP	Watchdog Timer Time-out Period	10	16	27	ms	VDD = 3.3V-5V 1:16 Prescaler used		
32	Tost	Oscillator Start-up Timer Period ^{(1),} (2)		1024		Tosc	(Note 3)		
33*	TPWRT	Power-up Timer Period, $\overline{PWRTE} = 0$	40	65	140	ms			
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	—	2.0	μs			
35	VBOR	Brown-out Reset Voltage	2.6 1.80	2.7 1.9	2.85 2.05		BØRV,≆2.7V PIC12LF1840T39A BØRV=1.9V		
37*	VHYST	Brown-out Reset Hysteresis	0	25	50	MV	-40°C to +85°C		
38*	TBORDC	Brown-out Reset DC Response Time	0		40	June 1	$VDD \leq VBOR$		

These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. The device is tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for the device.
 - 2: By design.
 - 3: Period of the slower clock.
 - 4: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

FIGURE 31-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 31-7: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

	rd Operating (ng Temperatur	•	Inless otherwis ≤ +125°C	se stated)	γ)			
Param No.	Sym.		Characterist	ic	Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width No Prescaler		Q.5 TCY + 20	-	-	ns	
				With Prescaler	10	—	_	ns	
41*	TT0L	T0CKI Low F	ulse Width	No Prescaler	0.5 Tcy + 20	_	_	ns	
			/	With Prescaler	10	—	_	ns	
42*	Тт0Р	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High	Synchronous,	No Prescaler	0.5 TCY + 20	—		ns	
		Time	Synchronods, with Prescaler		15	—		ns	
		$\langle \cdot \rangle$	Asynchronous		30	_		ns	
46*	TT1L	T1CKLLow	Synchronous,	No Prescaler	0.5 TCY + 20	—		ns	
		Time	Synchronous,	with Prescaler	15	—		ns	
		$(\setminus) $	Asynchronous		30	—	_	ns	
47*	TT1P	TICKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value (1, 2, 4, 8)
	$ \langle \langle \rangle\rangle$		Asynchronous		60	—	—	ns	
48	FT1		lator Input Frequency Range abled by setting bit T1OSCEN)		32.4	32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock E	dge to Timer	2 Tosc	_	7 Tosc	—	Timers in Sync mode

⁴ These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

†

FIGURE 31-10: CAPTURE/COMPARE/PWM TIMINGS (CCP)




TABLE 31-8: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

	tandard Operating Conditions (unless otherwise stated) perating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.	Characteris	stic	Min.	Тур†	Max.	Units		Conditions
CC01*	TccL	CCP Input Low Time	No Prescaler	0.5Tcy + 20	_		ns ($\sum_{n=1}^{n}$	
			With Prescaler	20	_	-/	\ns\`	$\langle $	
CC02*	TccH	CCP Input High Time	No Prescaler	0.5Tcy + 20	_	$\overline{\mathbf{x}}$	ns	>	
			With Prescaler	20	—	$\langle \mathcal{H} \rangle$	ns		
CC03*	TccP	CCP Input Period		<u>3Tcy + 40</u> N	$\langle \rangle$		ns	N = presca	le value (1, 4 or 16)

* These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 31-9: PIC12LF1840T39A A/D CONVERTER (ADC) CHARACTERISTICS:

	Standard Operating Conditions (unless otherwise stated) Operating temperature TA = 25°C									
Param No.	Sym.	Characteristic	Min.	Typt	Max.	Units	Conditions			
AD01	NR	Resolution	—	<u> </u>	10	bit				
AD02	EIL	Integral Error			±1.7	LSb	VREF = 3.0V			
AD03	Edl	Differential Error	/_		±1	LSb	No missing codes VREF = 3.0V			
AD04	EOFF	Offset Error			±2	LSb	VREF = 3.0V			
AD05	Egn	Gain Error	_		±1.5	LSb	VREF = 3.0V			
AD06	VREF	Reference Voltage	1.8		Vdd	V	VREF = (VREF+ minus VREF-) (NOTE 5)			
AD07	VAIN	Full-Scale Range	Vss		VREF	V				
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	10	kΩ	Can go higher if external 0.01µF capacitor is present on input pin.			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: ADC VREF is from external VREF, VDD pin or FVR, whichever is selected as reference input.

A: When ADC is off, it will not consume any current other than leakage current. The power-down current specification

includes any such leakage from the ADC module.
 FVR voltage selected must be 2.048V or 4.096V.

TABLE 31-10: PIC12LF1840T39A A/D CONVERSION REQUIREMENTS


	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
AD130*	TAD	A/D Clock Period A/D Internal RC Oscillator	1.0 1.0		9.0 6.0	μs μs	Tosc-based ADCS<1:0> = 11 (ADRC mode)				
		Period	1.0	1.0	0.0	μσ					
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	—	11	-	TAD	Set GO/DONE bit to conversion complete				
AD132*	TACQ	Acquisition Time	—	5.0	_	μS					


* These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following TCY cycle.







Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated).								
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments	
CM01	VIOFF	Input Offset Voltage ⁽³⁾	-	±7.5	±60	mV	<u>^</u>	
CM02	VICM	Input Common Mode Voltage	0		Vdd	V		
CM03	CMRR	Common Mode Rejection Ratio	—	50	—	dB		
CM04A		Response Time Rising Edge	—	400	800	ns	High-Power mode (NOTE 1)	
CM04B	Torop	Response Time Falling Edge	—	200	400	ns <	High-Power mode (NOTE 1)	
CM04C	- Tresp	Response Time Rising Edge	—	1200	—	ns	Low-Power mode	
CM04D		Response Time Falling Edge	—	550			Low-Power mode (NOTE 1)	
CM05	Тмс2оv	Comparator Mode Change to Output Valid*	—	—	10) /µs		
CM06	CHYSTER	Comparator Hysteresis	—	45	$\mathcal{V} \not\rightarrow \mathcal{V}$	mV	NOTE 2	

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

2: Comparator Hysteresis is available when the CxHYS bit of the CMxCON0 register is enabled.

3: High power only.

TABLE 31-12: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS

Operating Conditions: 2.5V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated).									
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments		
DAC01*	CLSB	Step Size	—	VDD/32		V			
DAC02*	CACC	Absolute Accuracy	_	—	± 1/2	LSb			
DAC03*	CR	Unit Resistor Value (R)	—	5K	_	Ω			
DAC04*	CST	Settling Time (1)	_	—	10	μS			

* These parameters are characterized but not tested.

Legend: TBD = To Be Determined

Note 1: Settling time measured while DACR<4:0> transitions from '0000' to '1111'.

FIGURE 31-13 USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 31-13: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions				
US120	TCKH2DTV	SYNC XMIT (Master and Slave)	3.0-3.6V	—	80	ns	\langle			
		Clock high to data-out valid	1.8-3.6V		100	ns	\sim			
US121	TCKRF	Clock out rise time and fall time	3.0-3.6V		45	ns				
		(Master mode)	1.8-3.6V		50	ns	\sum			
US122	TDTRF	Data-out rise time and fall time	3.0-3.6V	_	45	ns	\mathcal{I}			
			1.8-3.6V	—	50 ⁄ ∕	ns				

FIGURE 31-14: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 31-14: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param. No. Symbol Characteristic			Min.	Max.	Units	Conditions			
US125	TDTV2CKL	SYNC RCV (Master and Slave)							
		Data-hold before CK↓ (DT hold time)	10	—	ns				
US126	TCKL2DTL	Data-hold after CK↓ (DT hold time)	15	—	ns				





FIGURE 31-15: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)









FIGURE 31-18: SPI SLAVE MODE TIMING (CKE=1)




Param No.	Symbol	Characteristic	Min.	Тур†	Max.	Units	Conditions	
SP70*	TssL2scH, TssL2scL	SSx↓ to SCKx↓ or SCKx↑ input		Тсү		—	ns	
SP71*	TscH	SCKx input high time (Slave mo	de)	TCY + 20	_	-	ns	\wedge
SP72*	TscL	SCKx input low time (Slave mod	e)	TCY + 20	_	-	ns	$\sum_{i=1}^{n}$
SP73*	TDIV2scH, TDIV2scL	Setup time of SDIx data input to	100	_	_	ns		
SP74*	TscH2diL, TscL2diL	Hold time of SDIx data input to S	100	_		ns	\bigcirc	
SP75*	TDOR	SDO data output rise time 3.0-5.5V		—	10	25<	ns	\geq
			1.8-5.5V	_	25 ្	50	nş	
SP76*	TDOF	SDOx data output fall time		—	10	25	> ns	
SP77*	TssH2doZ	SSx↑ to SDOx output high-impe	dance	10	$\langle \cdot \rangle$	50	ns	
SP78*	TscR	SCKx output rise time	3.0-5.5V	- ^	10	25	ns	
		(Master mode)	1.8-5.5V		25	50	ns	
SP79*	TscF	SCKx output fall time (Master mo	ode)	$\left(f \right) \right)$	70	25	ns	
SP80*	TscH2doV,	SDOx data output valid after	3.0-5.5V		7_	50	ns	
	TscL2DoV	SCKx edge	1.8-5.5V	$\rightarrow \rightarrow \rightarrow$		145	ns	
SP81*	TDOV2scH, TDOV2scL	SDOx data output setup to SCK	Тсу		—	ns		
SP82*	TssL2doV	SDOx data output valid after SS	l edge	_	_	50	ns	
SP83*	TscH2ssH, TscL2ssH	SSx ↑ after SCKx edge		1.5Tcy + 40		_	ns	

TABLE 31-15: SPI MODE REQUIREMENTS

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 31-19: I²C™ BUS START/STOP BITS TIMING



*




TABLE 31-16: I²C™ BUS DATA REQUIREMENTS

Param. No.	Symbol	Characte	Characteristic		Max.	Units	Conditions
SP100*	Тнідн	Clock high time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz
			SSPx module	1.5Tcy	—	—	
SP101*	TLOW	Clock low time	100 kHz mode	4.7	_	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μS	Device must operate at a minimum of 10 MHz
			SSPx module	1.5Tcy	—	—	
SP102*	Tr	SDAx and SCLx	100 kHz mode	—	1000	ns 🤇	
		rise time	400 kHz mode	20 + 0.1Св	300	AS	OB is specified to be from 10,400 pF
SP103*	TF	SDAx and SCLx fall	100 kHz mode	—	250		\succ
		time	400 kHz mode	20 + 0.1Cв	250	The second	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	Ň	ns	
			400 kHz mode	Ø	0.9	μS	
SP107*	TSU:DAT	Data input setup	100 kHz mode	∕250	//	ns	(Note 2)
		time	400 kHz mode 🧹	190	—	ns	
SP109*	ΤΑΑ	Output valid from	100 kHz mode	$\overline{\langle - \rangle}$	3500	ns	(Note 1)
		clock	400 kHz mode	\sum	—	ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3		μS	before a new transmission can start
SP111	Св	Bus capacitive loadin		—	400	pF	

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C → bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TSU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCLx signal. If such a device does stretch the low period of the SCLx signal, it must output the next data bit to the SDAx line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode), before the SCLx line is released.

Param. No.	Symbol	I Characteristic		Min.	Тур†	Max.	Units	Conditions
CS01	ISRC	Current Source	High	-1.25	-8	-15	μA	
			Medium	-0.8	-1.5	-3	μA	
			Low	-0.1	-0.3	-0.6	μA	
CS02	Isnk	Current Sink	High	1.25	7.5	14	μA	$\langle \rangle$
			Medium	0.6	1.5	3.2	μA	
			Low	0.1	0.25	1.5	μA	
CS03	VСтн	Cap Threshold		—	0.8	_	mV	
CS04	VCTL	Cap Threshold		—	0.4		mV	$\langle \rangle \rangle$
CS05	VCHYST	CAP HYSTERESIS	High	350	525	725	mV√∕	
		(VCTH - VCTL)	Medium	250	375	500	my	$\overline{\mathbf{\nabla}}$
			Low	175	300	425	mW	\sim

TABLE 31-17: CAP SENSE OSCILLATOR SPECIFICATIONS

* These parameters are characterized but not tested.

 \lor † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 31-21: CAP SENSE OSCILLATOR

NOTES:

32.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

Graphs and charts are not available at this time.

NOTES:

33.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

33.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

33.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

33.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

33.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

33.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

33.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

33.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

33.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

33.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

33.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

33.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

33.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

33.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.


Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.


Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

34.0 PACKAGING INFORMATION

34.1 Package Marking Information

14-Lead TSSOP (4.4 mm)





Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


* Standard PICmicro[®] device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


34.2 Package Details

The following sections give the technical details of the packages.

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-087C Sheet 1 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		14	
Pitch	e	0.65 BSC		
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	E		6.40 BSC	
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	(L1)	1.00 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.19	-	0.30

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units MILLIMETERS		S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (05/2012)

Initial release of this data sheet.

APPENDIX B: MIGRATING FROM OTHER PIC® DEVICES

This section provides comparisons when migrating from other similar $\text{PIC}^{\textcircled{R}}$ devices to the PIC12LF1840T39A device.

B.1 PIC12F675 to PIC12LF1840T39A

TABLE B-1: FEATURE COMPARISON

Feature	rfPIC12F675	PIC12LF1840T39A
Max. Operating Speed	20 MHz	32 MHz
Max. Program Memory (Words)	1K	4K
Max. SRAM (Bytes)	64	256
Max. EEPROM (Bytes)	128	256
A/D Resolution	10-bit	10-bit
Timers (8/16-bit)	1/1	2/1
Brown-out Reset	Y	Y
Internal Pull-ups	GP<5:4>, GP<2:0>	RA<5:0>
Interrupt-on-change	GP<5:0>	RA<5:0>, Edge Selectable
Comparator	1	1
EUSART	N	Y
Extended WDT	N	Y
Software Control Option of WDT/BOR	Ν	Y
INTOSC Frequencies	4 MHz	31 kHz - 32 MHz
Clock Switching	N	Y
Capacitive Sensing	N	Y
CCP/ECCP	0/0	0/1
Enhanced PIC16 CPU	N	Y
MSSPx/SSPx	0/0	Y
Reference Clock	N	Y
Data Signal Modulator	N	Y
SR Latch	N	Y
Voltage Reference	Ν	Y
DAC	N	Y
RF Range (MHz)	290 - 350 (K) 290 - 350 (F) 850 - 930 (H)	418 - 443.92, 864 - 869.85
Modulation	OOK, FSK	OOK, FSK
RF Output Power (dBm)	-70, -12, -4, +2, +9	0, +10

Note 1: This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.

Note 1: The user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/or the Oscillator mode may be required.

INDEX

	•
F	۱.
-	-

A/D	
Specifications	7, 348
Absolute Maximum Ratings	
AC Characteristics	
Industrial and Extended	340
Load Conditions	339
ACKSTAT	245
ACKSTAT Status Flag	245
ADC	125
Acquisition Requirements	135
Associated registers	137
Block Diagram	125
Calculating Acquisition Time	135
Channel Selection	126
Configuration	126
Configuring Interrupt	130
Conversion Clock	126
Conversion Procedure	130
Internal Sampling Switch (Rss) IMPEDANCE	135
Interrupts	128
Operation	129
Operation During Sleep	129
Port Configuration	
Reference Voltage (VREF)	126
Source Impedance	
Special Event Trigger	
Starting an A/D Conversion	128
ADCON0 Register	
ADCON1 Register	5, 132
ADDFSR	319
ADDWFC	
ADRESH Register	
ADRESH Register (ADFM = 0)	
ADRESH Register (ADFM = 1)	
ADRESL Register (ADFM = 0)	
ADRESL Register (ADFM = 1)	
Alternate Pin Function	109
Analog-to-Digital Converter. See ADC	
ANSELA Register	
APFCON0 Register	110
Assembler	
MPASM Assembler	362
В	
-	

BAUDCON Register	
BF	
BF Status Flag	245, 247
Block Diagram	
Capacitive Sensing	291, 292
Block Diagrams	
(CCP) Capture Mode Operation	
ADC	125
ADC Transfer Function	136
Analog Input Model	136, 154
CCP PWM	192
Clock Source	
Comparator	
Compare	190
Crystal Operation	50, 51
Digital-to-Analog Converter (DAC)	140
EUSART Receive	
EUSART Transmit	

External RC Mode	
Fail-Safe Clock Monitor (FSCM)	59
Generic I/O Port	109
Interrupt Logic	
On-Chip Reset Circuit	69
Peripheral Interrupt Logic	
PIC12LF1840T39A	
PWM (Enhanced)	196
Resonator Operation	50
Timer0	157
Timer1	161
Timer1 Gate	166, 167, 168
Timer2	173
Voltage Reference	121
Voltage Reference Output Buffer Example	: 140
BORCON Register	71
BRA	320
Break Character (12-bit) Transmit and Receive	283
Brown-out Reset (BOR)	71
Specifications	345
Timing and Characteristics	

С

C Compilers MPLAB C18	262
CALL	
CALL	
Capacitive Sensing Associated registers w/ Capacitive Sensing	
Specifications	
Capture Module. See Enhanced Capture/Compare/	357
PWM (ECCP)	
Capture/Compare/PWM	187
Capture/Compare/PWM (CCP)	107
Associated Registers w/ Capture	180
Associated Registers w/ Compare	
Associated Registers w/ PWM	
Capture Mode	
CCPx Pin Configuration	
Compare Mode	
CCPx Pin Configuration	
Software Interrupt Mode	
Special Event Trigger	
Timer1 Mode Resource	
Prescaler	
PWM Mode	100
Duty Cycle	193
Effects of Reset	
Example PWM Frequencies and	100
Resolutions, 20 MHZ	194
Example PWM Frequencies and	
Resolutions, 32 MHZ	194
Example PWM Frequencies and	
Resolutions, 8 MHz	194
Operation in Sleep Mode	
Resolution	
System Clock Frequency Changes	
PWM Operation	
PWM Overview	192
PWM Period	193
PWM Setup	193
CCP1AS Register	206
CCP1CON Register	29
CCPR1H Register	29

PIC12LF1840T39A

CODD4L Desister	20
CCPR1L Register	
CCPxCON (ECCPx) Register	
CLKRCON Register	
Clock Accuracy with Asynchronous Operation	272
Clock Sources	
External Modes	
EC	49
HS	
LP	49
OST	
RC	
XT	
Internal Modes	
HFINTOSC	
Internal Oscillator Clock Switch Timing	
LFINTOSC	
MFINTOSC	
Clock Switching	
CM1CON0 Register	155
CM1CON1 Register	156
CMOUT Register	156
Code Examples	
A/D Conversion	130
Changing Between Capture Prescalers	
Initializing PORTA	
Write Verify	
Writing to Flash Program Memory	
Comparator	105
Associated Registers	156
5	
Operation	
Comparator Module	
C1 Output State Versus Input Conditions	
Comparator Specifications	350
Comparators	
C2OUT as T1 Gate	163
Compare Module. See Enhanced Capture/Compare/	
PWM (ECCP)	
CONFIG1 Register	42
CONFIG2 Register	
CPSCON0 Register	
CPSCON1 Register	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	
	577

D

DACCON0 (Digital-to-Analog Converter Control 0)	
Register	142
DACCON1 (Digital-to-Analog Converter Control 1)	
Register	142
Data EEPROM Memory	95
Associated Registers	108
Code Protection	96
Reading	96
Writing	96
Data Memory	17
DC and AC Characteristics	359
DC Characteristics	
Extended and Industrial	335
Industrial and Extended	331
Development Support	361
Device Configuration	41
Code Protection	
Configuration Word	41
User ID	
Device Overview	9, 91

	og Converter (DAC) tions	
Е		
—	See Enhanced Capture/Compare/PWM	
	ters	. 95
	isters	
	ister	
EEADRL Regi	isters	. 95
EECON1 Reg	ister	107
EECON2 Reg	ister	108
EEDATH Regi	ister	106
	ster	106
EEPROM Data		
	Spurious Write	
	rify	105
Effects of Res		
	ode	
Electrical Spec	cifications	329
	oture/Compare/PWM (ECCP)	
Enhance	d PWM Mode	196
	p-Restart	
	o-shutdown	
	-Bridge Mode	
	-Bridge Application	
	-Bridge Application Examples	
	-Bridge Mode	198
Outp	put Relationships (Active-High and	
	Active-Low)	
Outp	put Relationships Diagram	197
Prog	grammable Dead Band Delay	201
	ot-through Current	
Star	t-up Considerations	202
	tions	
	I-range CPU	. 13
Enhanced Uni	versal Synchronous Asynchronous	
Receiver	Transmitter (EUSART)	263
		263
	ed Registers	
	d Rate Generator	
,	onous Mode	
	bit Break Transmit and Receive	283
Asso	ociated Registers	
	Receive	
A	Transmit	
	o-Wake-up on Break	
	d Rate Generator (BRG)	
	ck Accuracy	
	eiver	
	ing up 9-bit Mode with Address Detect	
	nsmitter	205
	te Generator (BRG)	000
	Baud Rate Detect	
	d Rate Error, Calculating	
	d Rates, Asynchronous Modes	
FOIT	nulae	
	nulas	
High	n Baud Rate Select (BRGH Bit)	275
High Synchron	n Baud Rate Select (BRGH Bit)	275
High Synchron	n Baud Rate Select (BRGH Bit)	275 288
High Synchron	n Baud Rate Select (BRGH Bit)	275 288 287
High Synchron Asso	n Baud Rate Select (BRGH Bit)	275 288 287 285
High Synchron Asso Rec	n Baud Rate Select (BRGH Bit)	275 288 287 285 286
High Synchron Asso Rec Trar	n Baud Rate Select (BRGH Bit)	275 288 287 285 286
High Synchron Asso Rec Trar Synchron	n Baud Rate Select (BRGH Bit)	275 288 287 285 286

PIC12LF1840T39A

Receive	289
Transmit	288
Reception	289
Transmission	288
Extended Instruction Set	
ADDFSR	319
F	
•	
Fail-Safe Clock Monitor	
Fail-Safe Condition Clearing	
Fail-Safe Detection	
Fail-Safe Operation	
Reset or Wake-up from Sleep	
Firmware Instructions	
Fixed Voltage Reference (FVR)	
Associated Registers	
Flash Program Memory	
Erasing	
Modifying	
Writing FSR Register	
-	
FVRCON (Fixed Voltage Reference Control) Register	122
I	
I ² C Mode (MSSPx)	
Acknowledge Sequence Timing	249
Bus Collision	10
During a Repeated Start Condition	254
During a Stop Condition	
Effects of a Reset	
I ² C Clock Rate w/BRG	
Master Mode	
Operation	241
Reception	
Start Condition Timing	
Transmission	
Multi-Master Communication, Bus Collision and	
Arbitration	250
Multi-Master Mode	
Read/Write Bit Information (R/W Bit)	226
Slave Mode	
Transmission	231
Sleep Operation	250
Stop Condition Timing	249
INDF Register 24, 25, 26, 27, 28, 29, 30, 31, 3	
Indirect Addressing	37
Instruction Format	
Instruction Set	
ADDLW	
ADDWF	
ADDWFC	
ANDLW	
ANDWF	
BRA	
CALL	
CALLW	
LSLF	
LSRF	
MOVF	
MOVLB	
OPTION RESET	
SUBWFB	
SUBWFB TRIS	
	J∠0

BCF	220
BSF	
BTFSC	
BTFSS	
CALL	321
CLRF	321
CLRW	321
CLRWDT	321
COMF	321
DECF	321
DECFSZ	
GOTO	
INCF	
INCFSZ	
IORLW	
IORWF	
MOVLW	324
MOVWF	324
NOP	325
RETFIE	326
RETLW	326
RETURN	
RLF	
RRF	
SLEEP	
SUBLW	
SUBWF	
SWAPF	
XORLW	328
XORWF	328
INTCON Register	83
Internal Oscillator Block	
INTOSC	
Specifications	341
Internal Sampling Switch (Rss) IMPEDANCE	
Internet Address	
Interrupt-On-Change	
Associated Registers	
Interrupts	
ADC	
Associated registers w/ Interrupts	
Configuration Word w/ Clock Sources	
Configuration Word w/ Reference Clock Sources	67
TMR1	165
INTOSC Specifications	341
IOCAF Register	119
IOCAN Register	
IOCAP Register	
	113
L	
LATA Register	114
Load Conditions	
LSLF	
LSRF	
	5-0

Μ

Master Synchronous Serial Port. See MSSPx	
MCLR	
Internal	
MDCARH Register	184
MDCARL Register	185
MDCON Register	182
MDSRC Register	183
Memory Organization	15
Data	17
Program	15

PIC12LF1840T39A

Microchip Internet Web Site	377
Migrating from other PIC Microcontroller Devices	369
MOVIW	324
MOVLB	324
MOVWI	325
MPLAB ASM30 Assembler, Linker, Librarian	362
MPLAB Integrated Development Environment Software	361
MPLAB PM3 Device Programmer	364
MPLAB REAL ICE In-Circuit Emulator System	363
MPLINK Object Linker/MPLIB Object Librarian	362
MSSPx	209
I ² C Mode Operation	222
SPI Mode	
SSPxBUF Register	216
SSPxSR Register	216

0

OPCODE Field Descriptions	
OPTION	
OPTION Register	
OSCCON Register	
Oscillator	
Associated Registers	63
Oscillator Module	
ECH	
ECL	
ECM	
HS	
INTOSC	47
LP	
RC	
XT	
Oscillator Parameters	
Oscillator Specifications	
Oscillator Start-up Timer (OST)	
Specifications	
Oscillator Switching	
Fail-Safe Clock Monitor	
Two-Speed Clock Start-up	
OSCSTAT Register	
OSCTUNE Register	
-	

Ρ

P1A/P1B/P1C/P1D.See Enhanced Capture/Compare	
PWM (ECCP)	
Packaging	
Marking	365
PDIP Details	366
PCL Register24, 25, 26, 27, 28, 29, 30, 3	1, 32, 33
PCLATH Register	1, 32, 33
PCON Register	25, 75
PIE1 Register	25, 84
PIE2 Register	
Pinout Descriptions	
PIC12LF1840T39A	11
PIR1 Register	24, 86
PIR2 Register2	4, 25, 87
PORTA	
ANSELA Register	111
Associated Registers	
Configuration Word w/ PORTA	
LATA Register	
PORTA Register	
Specifications	
•	
PORTA Register	
Power-Down Mode (Sleep)	

Associated Registers	90, 185
Power-on Reset	70
Power-up Time-out Sequence	72
Power-up Timer (PWRT)	70
Specifications	
PR2 Register	
Precision Internal Oscillator Parameters	341
Program Memory	15
Programming, Device Instructions	315
PSTRxCON Register	207
PWM (ECCP Module)	
PWM Steering	202
Steering Synchronization	202
PWM Mode. See Enhanced Capture/Compare/PWM.	196
PWM Steering	202
PWM1CON Register	207

R

RCREG	C
RCREG Register	7
RCSTA Register	
Reader Response	3
Read-Modify-Write Operations 315	
Reference Clock	
Associated Registers67	7
Registers	
ADCON0 (ADC Control 0) 13'	
ADCON1 (ADC Control 1) 132	2
ADRESH (ADC Result High) with ADFM = 0) 133	
ADRESH (ADC Result High) with ADFM = 1) 134	
ADRESL (ADC Result Low) with ADFM = 0) 133	
ADRESL (ADC Result Low) with ADFM = 1) 134	
ANSELA (PORTA Analog Select) 114	
APFCON0 (Alternate Pin Function Control 0) 110)
BAUDCON (Baud Rate Control) 274	
BORCON Brown-out Reset Control)7	1
CCP1AS (CCP1 Auto-Shutdown Control) 206	3
CCPxCON (ECCPx Control) 205	
CLKRCON (Reference Clock Control)	3
CM1CON0 (C1 Control) 155	
CM1CON1 (C1 Control 1) 156	3
CMOUT (Comparator Output) 156	3
Configuration Word 1 42	2
Configuration Word 2 44	4
CPSCON0 (Capacitive Sensing Control Register 0) 297	7
CPSCON1 (Capacitive Sensing Control Register 1) 298	
DACCON0	2
DACCON1	
EEADRL (EEPROM Address) 106	3
EECON1 (EEPROM Control 1) 107	7
EECON2 (EEPROM Control 2) 108	3
EEDATH (EEPROM Data) 106	3
EEDATL (EEPROM Data) 106	3
FVRCON 122	
INTCON (Interrupt Control)83	3
IOCAF (Interrupt-on-Change PORTA Flag) 119	
IOCAN (Interrupt-on-Change PORTA	
Negative Edge) 119	9
IOCAP (Interrupt-on-Change PORTA	
Positive Edge) 119	9
LATA (Data Latch PORTA) 114	4
MDCARH (Modulation High Carrier Control	
Register)	4
MDCARL (Modulation Low Carrier Control Register) 18	
MDCON (Modulation Control Register)	
MDSRC (Modulation Source Control Register) 183	

OPTION_REG (OPTION)	
OSCCON (Oscillator Control)	
OSCSTAT (Oscillator Status)	
OSCTUNE (Oscillator Tuning)	
PCON (Power Control Register)	
PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIR1 (Peripheral Interrupt Register 1)	
PIR2 (Peripheral Interrupt Request 2)	
PORTA	
PSTRxCON (PWM Steering Control)	
PWM1CON (Enhanced PWM Control)	
RCREG	
RCSTA (Receive Status and Control)	
SPBRGH	
SPBRGL	
Special Function, Summary	
SRCON0 (SR Latch Control 0)	
SRCON1 (SR Latch Control 1)	146
SSPxADD (MSSPx Address and Baud Rate,	
I ² C Mode)	
SSPxCON1 (MSSPx Control 1)	
SSPxCON2 (SSPx Control 2)	
SSPxCON3 (SSPx Control 3)	
SSPxMSK (SSPx Mask)	
SSPxSTAT (SSPx Status)	
STATUS T1CON (Timer1 Control)	
T1GCON (Timer1 Gate Control)	
T2CON	
TRISA (Tri-State PORTA)	
TXSTA (Transmit Status and Control)	
WDTCON (Watchdog Timer Control)	
WPUB (Weak Pull-up PORTB)	
RESET	
Reset Instruction	
Resets	
Associated Registers	
Revision History	
RF Transmitter	

S

Shoot-through Current	201
Software Simulator (MPLAB SIM)	
SPBRG Register	
SPBRGH Register	
SPBRGL Register	
Special Event Trigger	129
Special Function Registers (SFRs)	
SPI Mode (MSSPx)	
Associated Registers	220
SPI Clock	216
SR Latch	143
Associated registers w/ SR Latch	147
SRCON0 Register	145
SRCON1 Register	146
SSP1ADD Register	
SSP1BUF Register	
SSP1CON Register	
SSP1CON2 Register	
SSP1CON3 Register	
SSP1MSK Register	
SSP1STAT Register	
SSPxADD Register	262
SSPxCON1 Register	

PIC12LF1840T39A

SSPxCON2 Register
SSPxCON3 Register
SSPxMSK Register
SSPxOV
SSPxOV Status Flag 247
SSPxSTAT Register
R/W Bit 226
Stack
Accessing 35
Reset
Stack Overflow/Underflow
STATUS Register
SUBWFB
т
TICON Provinter 24, 160
T1CON Register
T2CON (Timer2) Register
T2CON Register
Temperature Indicator Module
Thermal Considerations
Timer0
Associated Registers
Operation
Specifications
Timer1
Associated registers
Asynchronous Counter Mode
Reading and Writing
Clock Source Selection
Interrupt
Operation

l imer1	161
Associated registers	171
Asynchronous Counter Mode	163
Reading and Writing	163
Clock Source Selection	162
Interrupt	165
Operation	
Operation During Sleep	165
Oscillator	163
Prescaler	163
Specifications	346
Timer1 Gate	
Selecting Source	163
TMR1H Register	161
TMR1L Register	161
Timer2	173
Associated registers	176
Timer2/4/6	
Associated registers	176
Timers	
Timer1	
T1CON	169
T1GCON	170
Timer2	
T2CON	175
Timing Diagrams	
A/D Conversion	348
A/D Conversion (Sleep Mode)	349
Acknowledge Sequence	249
Asynchronous Reception	
Asynchronous Transmission	266
Asynchronous Transmission (Back to Back)	267
Auto Wake-up Bit (WUE) During Normal Operation.	282
Auto Wake-up Bit (WUE) During Sleep	282
Automatic Baud Rate Calibration	280
Baud Rate Generator with Clock Arbitration	242
BRG Reset Due to SDA Arbitration During Start	
Condition	253
Brown-out Reset (BOR)	344

Condition	. 200
Brown-out Reset (BOR)	. 344
Brown-out Reset Situations	71

Bus Collision During a Repeated Start Condition
(Case 1)254
Bus Collision During a Repeated Start Condition
(Case 2)254
Bus Collision During a Start Condition (SCL = 0) 253
Bus Collision During a Stop Condition (Case 1) 255
Bus Collision During a Stop Condition (Case 2) 255
Bus Collision During Start Condition (SDA only) 252
Bus Collision for Transmit and Acknowledge
CLKOUT and I/O
Clock Synchronization
Clock Timing
Comparator Output
Enhanced Capture/Compare/PWM (ECCP)
Fail-Safe Clock Monitor (FSCM)
First Start Bit Timing
Half-Bridge PWM Output
I ² C Bus Data
I ² C Bus Start/Stop Bits
I ² C Master Mode (7 or 10-Bit Transmission)
I ² C Master Mode (7-Bit Reception)248
I ² C Stop Condition Receive or Transmit Mode250
INT Pin Interrupt81
Internal Oscillator Switch Timing55
PWM Auto-shutdown200
Firmware Restart 199
PWM Output (Active-High)197
PWM Output (Active-Low) 197
Repeat Start Condition244
Reset Start-up Sequence73
Reset, WDT, OST and Power-up Timer
Send Break Character Sequence
SPI Master Mode (CKE = 1, SMP = 1)
SPI Mode (Master Mode)216
SPI Slave Mode (CKE = 0)
SPI Slave Mode (CKE = 1)
Synchronous Reception (Master Mode, SREN)287
Synchronous Transmission
Synchronous Transmission (Through TXEN)
Timer0 and Timer1 External Clock
Timer1 Incrementing Edge
Two Speed Start-up
USART Synchronous Receive (Master/Slave)
USART Synchronous Transmission (Master/Slave). 350
Wake-up from Interrupt
Timing Diagrams and Specifications
PLL Clock
Timing Parameter Symbology
Timing Requirements
I ² C Bus Data
SPI Mode
TMR0 Register
TMR1H Register
TMR1L Register
TMR2 Register
TRIS
TRISA Register
Two-Speed Clock Start-up Mode
TXREG
TXREG Register
TXSTA Register
BRGH Bit

U

USART	
Synchronous Master Mode	
Requirements, Synchronous Receive	351
Requirements, Synchronous Transmission	351
Timing Diagram, Synchronous Receive	351
Timing Diagram, Synchronous Transmission.	350

V

VREF. SEE ADC Reference Voltage

W

Wake-up on Break	281
Wake-up Using Interrupts	
Watchdog Timer (WDT)	
Modes	
Specifications	
WCOL	
WCOL Status Flag	
WDTCON Register	
WPUB Register	115
Write Protection	
WWW Address	
WWW On-Line Support	8

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent				
Fror	n: Name					
	Company					
	Address					
	City / State / ZIP / Country					
	Telephone: ()	FAX: ()				
Арр	lication (optional):					
Wou	Id you like a reply?YN					
Dev	ice: PIC12LF1840T39A	Literature Number: DS41636A				
Que	stions:					
1.	1. What are the best features of this document?					
2.	2. How does this document meet your hardware and software development needs?					
3.	3. Do you find the organization of this document easy to follow? If not, why?					
4.	What additions to the document do you think would enhance the structure and subject?					
5.	. What deletions from the document could be made without affecting the overall usefulness?					
6.	Is there any incorrect or misleading information (wh	at and where)?				
7.	How would you improve this document?					

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	[X] ⁽¹⁾ - X /XX Tape and Reel Temperature Package Option Range	XXX Pattern	Examples: a) PIC12LF1840T39AT - I/ST 301 Tape and Reel, Industrial temperature, TSSOP package
Device:	PIC12LF1840T39A		
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾		
Temperature Range:	I = -40°C to +85°C (Industrial)		
Package:	ST = TSSOP		
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)		Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11