

16-bit Microcontrollers (up to 32 KB Flash and 2 KB SRAM)

Operating Conditions

• 3.0V to 3.6V, -40°C to +125°C, DC to 16 MIPS

Core: 16-bit PIC24F CPU

- Code-efficient (C and Assembly) architecture
- Two 40-bit wide accumulators
- Single-cycle (MAC/MPY) with dual data fetch
- Single-cycle mixed-sign MUL plus hardware divide
- 32-bit multiply support

Clock Management

- ±0.25% internal oscillator
- · Programmable PLLs and oscillator clock sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer (WDT)
- · Fast wake-up and start-up

Power Management

- Low-power management modes (Sleep, Idle, Doze)
- · Integrated Power-on Reset and Brown-out Reset
- 1 mA/MHz dynamic current (typical)
- 30 µA IPD current (typical)

PWM

- Up to three PWM pairs
- Two dead time generators
- 31.25 ns PWM resolution
- PWM support for:
 - Inverters, PFC, UPS
- BLDC, PMSM, ACIM, SRM
- Class B-compliant Fault inputs
- · Possibility of ADC synchronization with PWM signal

Advanced Analog Features

- ADC module:
 - 10-bit, 1.1 Msps with four S&H
 - Six analog inputs on 20-pin devices, eight analog inputs on 28-pin devices, and up to 16 analog inputs on 44-pin devices
- · Flexible and independent ADC trigger sources
- Three Comparator modules
- Charge Time Measurement Unit (CTMU):
 - Supports mTouch[™] capacitive touch sensing
 - Provides high-resolution time measurement (1 ns)
 - On-chip temperature measurement

Timers/Output Compare/Input Capture

- Five general purpose timers:
 - One 16-bit and two 32-bit timers/counters
- Two Output Compare modules
- Three Input Capture modules
- Peripheral Pin Select (PPS) to allow function remap

Communication Interfaces

- UART module (4 Mbps)
 - With support for LIN 2.0 protocols and IrDA®
- 4-wire SPI module (8 MHz maximum speed)
 - Remappable pins in 32 KB Flash devices
- I²C[™] module (400 kHz)

Input/Output

- Sink/Source 10 mA or 6 mA, on specific for standard VOH/VOL, up to 16 mA or 12 mA for non-standard VOH1
- 5V-tolerant pins
- Up to 21 open drain, pull-ups, and pull-downs
- External interrupts on most I/O pins

Qualification and Class B Support

- AEC-Q100 REVG (Grade 1 -40°C to +125°C) planned
- Class B Safety Library, IEC 60730, UDE certified

Debugger Development Support

- · In-circuit and in-application programming
- Up to three complex data breakpoints
- Trace and run-time watch

Packages

Туре	PDIP	SPDIP	SOIC		SSOP		TQFP	Q	FN	VTLA	
Pin Count	20	28	20	28	20	28	44	28	44	36	44
I/O Pins	15	21	15	21	15	21	35	21	35	21	35
Contact Lead/Pitch	.100"	.100"	1.27	1.27	0.65	0.65	0.8	0.65	0.65	0.5	0.5
Dimensions	Please se	e Section	27.2 "Pa	ckage Det	ails" for th	his informa	ation.		1	1	1

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104 PRODUCT FAMILIES

The device names, pin counts, memory sizes, and peripheral availability of each device are listed in Table 1 and table. The following pages show their pinout diagrams.

TABLE 1:PIC24FJ16MC101/102 CONTROLLER FAMILIES

		(e)			Rem	appa	ble F	Perip	heral	S	-		U						
Device	Pins	Program Flash (Kbyte)	RAM (Kbytes)	Remappable Pins	16-bit Timer ^(1,3)	Input Capture	Output Compare	UART	External Interrupts ⁽²⁾	SPI	Motor Control PWM	PWM Faults	10-Bit, 1.1 Msps ADC	RTCC	I ² C TM	Comparators	CTMU	I/O Pins	Packages
PIC24FJ16MC101	20	16	1	10	3	3	2	1	3	1	6-ch	1	1 ADC, 4-ch	Y	1	3	Y	15	PDIP, SOIC, SSOP
PIC24FJ16MC102	28	16	1	16	3	3	2	1	3	1	6-ch	2	1 ADC, 6-ch	Y	1	3	Y	21	SPDIP, SOIC, SSOP, QFN
	36	16	1	16	3	3	2	1	3	1	6-ch	2	1 ADC, 6-ch	Y	1	3	Y	21	VTLA

Note 1: Two out of three timers are remappable.

2: Two out of three interrupts are remappable.

3: One pair can be combined to create a 32-bit timer.


TABLE 2: PIC24FJ32MC101/102/104 CONTROLLER FAMILIES


		(e)	e)	e)	e)	e)	e)	e)	(e			Rem	appa	ble F	Perip	heral	s	-		O						
Device	Pins	Program Flash (Kbyte)	RAM (Kbytes)	Remappable Pins	16-bit Timer ^(1,3)	Input Capture	Output Compare	UART	External Interrupts ⁽²⁾	SPI	Motor Control PWM	PWM Faults	10-Bit, 1.1 Msps ADC	RTCC	I ² C™	Comparators	CTMU	I/O Pins	Packages							
PIC24FJ32MC101	20	32	2	10	5	3	2	1	3	1	6-ch	1	1 ADC, 6-ch	Y	1	3	Y	15	PDIP, SOIC, SSOP							
PIC24FJ32MC102	28	32	2	16	5	3	2	1	3	1	6-ch	2	1 ADC, 8-ch	Y	1	3	Y	21	SPDIP, SOIC, SSOP, QFN							
	36	32	2	16	5	3	2	1	3	1	6-ch	2	1 ADC, 8-ch	Y	1	3	Y	21	VTLA							
PIC24FJ32MC104	44	32	2	26	1	3	2	1	3	1	6-ch	2	14	Y	1	3	Y	35	TQFP, QFN, VTLA							


Note 1: Two out of three timers are remappable.


2: Two out of three interrupts are remappable.


3: Two pairs can be combined to create two 32-bit timers.























Table of Contents

PIC24FJ16MC101/102 and PIC24FJ32MC10	1/102/104 Product Families	2
1.0 Device Overview		5
2.0 Guidelines for Getting Started with 16-I	it Microcontrollers2	1
4.0 Memory Organization		1
5.0 Flash Program Memory		9
6.0 Resets		3
7.0 Interrupt Controller		1
9.0 Power-Saving Features		9
10.0 I/O Ports		5
11.0 Timer1		9
12.0 Timer2/3 Feature		1
13.0 Input Capture		9
14.0 Output Compare		1
15.0 Motor Control PWM Module		5
17.0 Inter-Integrated Circuit [™] (I ² C [™])		7
18.0 Universal Asynchronous Receiver Tran	smitter (UART) 185	5
19.0 10-bit Analog-to-Digital Converter (ADC	۶)	1
20.0 Comparator Module		5
22.0 Charge Time Measurement Unit (CTM	J)	9
23.0 Special Features		5
24.0 Instruction Set Summary		3
25.0 Development Support		1
26.0 Electrical Characteristics		5
27.0 Packaging Information		3
Appendix A: Revision History		5
Index		1
Customer Support		5
Reader Response		6
Product Identification System		7

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Referenced Sources

This device data sheet is based on the following individual chapters of the *"PIC24F Family Reference Manual"*. These documents should be considered as the primary reference for the operation of a particular module or device feature.

Note:	To access the documents listed below, browse to the documentation section of the PIC24FJ16MC102 product page of the Microchip Web site (www.microchip.com).
	In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.


- Section 1. "Introduction" (DS39718)
- Section 2. "CPU" (DS39703)
- Section 3. "Data Memory" (DS39717)
- Section 4. "Program Memory" (DS39715)
- Section 6. "Oscillator" (DS39700)
- Section 7. "Reset" (DS39712)
- Section 8. "Interrupts" (DS39707)
- Section 9. "Watchdog Timer (WDT)" (DS39697)
- Section 10. "Power-Saving Features" (DS39698)
- Section 11. "Charge Time Measurement Unit (CTMU)" (DS39724)
- Section 12. "I/O Ports with Peripheral Pin Select (PPS)" (DS39711)
- Section 14. "Timers" (DS39704)
- Section 15. "Input Capture" (DS39701)
- Section 16. "Output Compare" (DS39706)
- Section 21. "UART" (DS39708)
- Section 23. "Serial Peripheral Interface (SPI)" (DS39699)
- Section 24. "Inter-Integrated Circuit[™] (I²C[™])" (DS39702)
- Section 29. "Real-Time Clock and Calendar (RTCC)" (DS39696)
- Section 32. "High-Level Device Integration" (DS39719)
- Section 33. "Programming and Diagnostics" (DS39716)
- Section 46. "10-bit Analog-to-Digital Converter (ADC) with 4 Simultaneous Conversions" (DS39737)
- Section 47. "Motor Control PWM" (DS39735)
- Section 48. "Comparator with Blanking" (DS39741)

1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the "PIC24F Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.

This document contains device specific information for the PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 Microcontroller (MCU) devices. Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] Digital Signal Controllers (DSCs).

Figure 1-1 shows a general block diagram of the core and peripheral modules in the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.



PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104 BLOCK DIAGRAM

TABLE 1-1:	PIN	OUT I/O DI	ESCR	IPTIONS
Pin Name	Pin Type	Buffer Type	PPS	Description
AN0-AN10 ⁽⁵⁾ AN11, AN12, AN15 ⁽⁴⁾	Ι	Analog	No	Analog input channels.
CLKI CLKO	 0	ST/CMOS	No No	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	I	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O		No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI SOSCO	I O	ST/CMOS	No No	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.
CN0-CN30 ⁽⁵⁾	I	ST ST ST ST ST ST	No No No No No No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
IC1-IC3	Ι	ST	Yes	Capture inputs 1/2/3.
OCFA OC1-OC2	I O	ST —	Yes Yes	Compare Fault A input (for Compare Channels 1 and 2). Compare outputs 1 through 2.
INTO INT1 INT2		ST ST ST	No Yes Yes	External interrupt 0. External interrupt 1. External interrupt 2.
RA0-RA4 RA7-RA10 ⁽⁴⁾	I/O	ST	No	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.
RC0-RC9 ⁽⁴⁾	I/O	ST	No	PORTC is a bidirectional I/O port.
T1CK T2CK T3CK T4Ck T4CK		ST ST ST ST ST	No Yes Yes Yes Yes	Timer1 external clock input. Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input.
U1CTS U1RTS U1RX U1TX	 0 0	ST — ST —	Yes Yes Yes Yes	UART1 clear to send. UART1 ready to send. UART1 receive. UART1 transmit.
ST	= Schm		put wit	Ipput or outputAnalog = Analog input $P = Power$ h CMOS levels $O = Output$ $I = Input$

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Note 1: An external pull-down resistor is required for the FLTA1 pin on PIC24FJ16MC101 (20-pin) devices.

2: The FLTB1 pin is available in PIC24FJ(16/32)MC102/104 devices only.

3: The PWM Fault pins are enabled during any reset event. Refer to **Section 15.2 "PWM Faults**" for more information on the PWM faults.

4: This pin is available in PIC24FJ(16/32)MC104 devices only.

5: Not all pins are available on all devices. Refer to the specific device in the "Pin Diagrams" section for availability.

TABLE 1-1:				
Pin Name	Pin Type	Buffer Type	PPS	Description
SCK1	I/O	ST	Yes	Synchronous serial clock input/output for SPI1.
SDI1	I	ST	Yes	SPI1 data in.
SDO1	0	—	Yes	SPI1 data out.
SS1	I/O	ST	Yes	SPI1 slave synchronization or frame pulse I/O.
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.
FLTA1(1,3)	I	ST	No	PWM1 Fault A input.
FLTB1 ^(2,3)	1	ST	No	PWM1 Fault B input.
PWM1L1	0		No	PWM1 Low output 1.
PWM1H1	0		No	PWM1 High output 1.
PWM1L2	0		No	PWM1 Low output 2.
PWM1H2	0		No	PWM1 High output 2.
PWM1L3	0		No	PWM1 Low output 3.
PWM1H3	0	—	No	PWM1 High output 3.
RTCC	0	Digital	No	RTCC Alarm output.
CTPLS	0	Digital	Yes	CTMU Pulse Output.
CTED1	I	Digital	No	CTMU External Edge Input 1.
CTED2	I	Digital	No	CTMU External Edge Input 2.
CTCMP	Ι	Analog	No	CTMU Timing Comparator Input.
CVREF	I	Analog	No	Comparator Voltage Positive Reference Input.
C1INA	I	Analog	No	Comparator 1 Positive Input A.
C1INB	I	Analog	No	Comparator 1 Negative Input B.
C1INC	I	Analog	No	Comparator 1 Negative Input C.
C1IND	I	Analog	No	Comparator 1 Negative Input D.
C1OUT	0	Digital	Yes	Comparator 1 Output.
C2INA	I	Analog	No	Comparator 2 Positive Input A.
C2INB	I	Analog	No	Comparator 2 Negative Input B.
C2INC	I	Analog	No	Comparator 2 Negative Input C.
C2IND	I	Analog	No	Comparator 2 Negative Input D.
C2OUT	0	Digital	Yes	Comparator 2 Output.
C3INA	1	Analog	No	Comparator 3 Positive Input A.
C3INB	1	Analog	No	Comparator 3 Negative Input B.
C3INC	1	Analog	No	Comparator 3 Negative Input C.
C3IND		Analog	No	Comparator 3 Negative Input D.
C3OUT	0	Digital	Yes	Comparator 3 Output.
				Analog = Analog input P = Power
ST	= Schmi	itt Trigger in	put wit	h CMOS levels O = Output I = Input

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: An external pull-down resistor is required for the FLTA1 pin on PIC24FJ16MC101 (20-pin) devices.

2: The FLTB1 pin is available in PIC24FJ(16/32)MC102/104 devices only.

3: The PWM Fault pins are enabled during any reset event. Refer to Section 15.2 "PWM Faults" for more information on the PWM faults.

4: This pin is available in PIC24FJ(16/32)MC104 devices only.

PPS = Peripheral Pin Select

5: Not all pins are available on all devices. Refer to the specific device in the "Pin Diagrams" section for availability.

Pin Name	Pin Type	Buffer Type	PPS	Description							
PGED1	I/O	ST	No	Data I/O pin for programming/debugging communication channel 1.							
PGEC1	I	ST	No	Clock input pin for programming/debugging communication channel 1.							
PGED2	I/O	ST	No	Data I/O pin for programming/debugging communication channel 2.							
PGEC2	I	ST	No	Clock input pin for programming/debugging communication channel 2.							
PGED3	I/O	ST	No	Data I/O pin for programming/debugging communication channel 3.							
PGEC3	I	ST	No	Clock input pin for programming/debugging communication channel 3.							
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.							
AVdd	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times. AVDD is connected to VDD in 28-pin PIC24FJXXMC102 devices. In all other devices, AVDD is separated from VDD.							
AVss	Р	Р	No								
Vdd	Р	_	No	Positive supply for peripheral logic and I/O pins.							
VCAP	Р	_	No	CPU logic filter capacitor connection.							
Vss	Р	_	No	Ground reference for logic and I/O pins.							
Legend: CM	OS = CI	MOS compa	atible in	put or output Analog = Analog input P = Power							

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

PPS = Peripheral Pin Select **Note 1:** An external pull-down resistor is required for the $\overline{\text{FLTA1}}$ pin on PIC24FJ16MC101 (20-pin) devices.

2: The FLTB1 pin is available in PIC24FJ(16/32)MC102/104 devices only.

3: The PWM Fault pins are enabled during any reset event. Refer to Section 15.2 "PWM Faults" for more information on the PWM faults.

O = Output

I = Input

4: This pin is available in PIC24FJ(16/32)MC104 devices only.

ST = Schmitt Trigger input with CMOS levels

5: Not all pins are available on all devices. Refer to the specific device in the "Pin Diagrams" section for availability.

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24F Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest PIC24F Family Reference Manual sections.
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of 16-bit microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and VSS pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins, if present on the device (regardless if ADC module is not used) (see Section 2.2 "Decoupling Capacitors")
- VCAP (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")

2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD, and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10V – 20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

MINIMUM CONNECTION 0.1 uF 10 µF Ceramic Vdd Tantalum 90/ VSS ŚR /CAP R1 MCLR С PIC24F VDD Vss Vss VDD 0.1 µF 0.1 µF AVDD AVSS /ss Ceramic Ceramic 0.1 µF 0.1 µF Ceramic Ceramic L1⁽¹⁾ Note 1: As an option, instead of a hard-wired connection, an inductor (L1) can be substituted between VDD and AVDD to improve ADC noise rejection. The inductor impedance should be less than 1Ω and the inductor capacity greater than 10 mA. Where $f = \frac{FCNV}{2}$ (i.e., ADC conversion rate/2) $f = \frac{1}{(2\pi\sqrt{LC})}$ $L = \left(\frac{1}{(2\pi f \sqrt{C})}\right)^2$

RECOMMENDED

FIGURE 2-1:

2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including MCUs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to Section 26.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 23.2 "On-Chip Voltage Regulator"** for details.

2.4 Master Clear (MCLR) Pin


The MCLR pin provides two specific device functions:

- Device Reset
- Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirements information in the *"PIC24FJXXMCXXX Flash Programming Specification"* for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB ICD 3, or MPLAB REAL ICETM.

For more information on ICD 2, ICD 3, and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.


- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" (DS51331)
- "Using MPLAB[®] ICD 2" (poster) (DS51265)
- *"MPLAB[®] ICD 2 Design Advisory"* (DS51566)
- "Using MPLAB[®] ICD 3" (poster) (DS51765)
- *"MPLAB[®] ICD 3 Design Advisory"* (DS51764)
- "MPLAB[®] REAL ICE[™] In-Circuit Debugger User's Guide" (DS51616)
- *"Using MPLAB[®] REAL ICE™"* (poster) (DS51749)

2.6 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < FIN < 8 MHz (for MSPLL mode) or 3 MHz < FIN < 8 MHz (for ECPLL mode) to comply with device PLL start-up conditions. HSPLL mode is not supported. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The fixed PLL settings of 4x after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can enable the PLL, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or MPLAB REAL ICE in-circuit emulator is selected as a debugger, it automatically initializes all of the analog-to-digital input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in the register that correspond to the analog-to-digital pins that are initialized by MPLAB ICD 3 or MPLAB REAL ICE in-circuit emulator, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain analog-to-digital pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 3 or MPLAB REAL ICE in-circuit emulator is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all analog-to-digital pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternately, connect a 1k to 10k resistor between Vss and unused pins.

3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2.** "CPU" (DS39703) in the "*PIC24F Family Reference Manual*", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M by 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any point.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls. The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, PIC24FJ16MC101/ 102 and PIC24FJ32MC101/102/104 devices are capable of executing a data (or program data) memory read, a working register (data) read, a data memory write, and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be linearly addressed as 32K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page register (PSVPAG). The program to data space mapping feature lets any instruction access program space as if it were data space.

3.2 Special MCU Features

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 features a 17-bit by 17-bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication makes mixed-sign multiplication possible.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 supports 16/16 and 32/16 integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.





FIGURE 3-1: PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104 CPU CORE BLOCK DIAGRAM



3.3 CPU Control Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
_	—				_	_	DC	
bit 15							bit 8	
R/W-0 ⁽¹⁾	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾	D 0	D/M/ O	R/W-0	R/W-0		
R/W-0	IPL<2:0> ⁽²⁾	R/W-0	R-0	R/W-0			R/W-0 C	
bit 7	IPL<2:0>(=)		RA	N	OV	Z		
							bit C	
Legend:								
C = Clear only	y bit	R = Readable	e bit	U = Unimplei	mented bit, read	l as '0'		
S = Set only b	pit	W = Writable	bit	-n = Value at	POR			
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown			
bit 15-9	-	ted: Read as '						
bit 8		U Half Carry/Bo		for but a aizad	data) or 8th low-	ordor bit (for w	ord aized date	
		sult occurred		ioi byte-sizeu t	data) of oth low-		JIU-SIZEU Uala	
				oit (for byte-siz	ed data) or 8th	low-order bit (for word-sized	
	,	he result occur		(2)				
bit 7-5		PU Interrupt Pri						
		nterrupt Priority			ots disabled			
		nterrupt Priority nterrupt Priority						
		nterrupt Priority						
		nterrupt Priority						
		nterrupt Priority						
		nterrupt Priority						
bit 4		nterrupt Priority						
		oop in progress						
		oop not in prog						
bit 3	N: MCU ALU	Negative bit						
	1 = Result wa	as negative						
	0 = Result wa	as non-negative	e (zero or posi	tive)				
bit 2	OV: MCU AL	U Overflow bit						
				omplement). It	indicates an ove	erflow of the ma	agnitude which	
		gn bit to chang		ia (in this arithr	metic operation)			
	1 = Overflow 0 = No overflow		grieu antrimet	ic (in this anthi				
bit 1	Z: MCU ALU							
			cts the Z bit ha	as set it at som	e time in the pa	st		
					s cleared it (i.e.,		sult)	
bit 0	C: MCU ALU	Carry/Borrow	oit					
					e result occurred	ł		
	0 = No carry-0	out from the Me	ost Significant	bit of the resu	It occurred			
Note 1: Th	e IPL<2:0> bits	are concatenat	ed with the IP	PL<3> bit (COF	CON<3>) to for	rm the CPU In	terrupt Prioritv	
	vel. The value ir							
IPL	_<3> = 1.							

2: The IPL<2:0> Status bits are read-only when NSTDIS = 1 (INTCON1<15>).

REGISTER 3-2: CORCON: CORE CONTROL REGISTER	REGISTER 3-2:	CORCON: CORE CONTROL REGISTER
---	---------------	-------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—		IPL3 ⁽¹⁾	PSV	—	—
bit 7							bit 0
Legend:		C = Clear only	y bit				
R = Readabl	e bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is cle	ared	'x = Bit is unk	nown	l as '0'			
bit 15-4	Unimplemen	ted: Read as '	0'				
bit 3	IPL3: CPU In	terrupt Priority	Level Status b	oit 3 ⁽¹⁾			
	1 = CPU inte	rrupt priority lev	vel is greater t	han 7			
	0 = CPU inte	rrupt priority lev	el is 7 or less				
bit 2	PSV: Program	n Space Visibili	ty in Data Spa	ace Enable bit			
	1 = Program	space visible in	data space				
	0 = Program	space not visib	le in data spa	ce			
hi+ 1 0		ted. Deed ee u	o'				

bit 1-0 Unimplemented: Read as '0'

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

3.4 Arithmetic Logic Unit (ALU)

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts, and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV), and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.4.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.4.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.4.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

4.0 MEMORY ORGANIZATION

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 3. "Data Memory" (DS39717) and Section 4. "Program Memory" (DS39715) in the "PIC24F Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.4 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The program memory maps for the PIC24FJ16MC101/ 102 and PIC24FJ32MC101/102/104 family of devices are shown in Figure 4-1 and Figure 4-2.





FIGURE 4-1: PROGRAM MEMORY MAP FOR PIC24FJ16MC101/102 DEVICES



4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-3).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in Section 7.1 "Interrupt Vector Table".




FIGURE 4-3: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 CPU has a separate 16-bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15>=0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.4.3 "Reading Data from Program Memory Using Program Space Visibility").

Microchip PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices implement up to 1 Kbyte of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decoding but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction in progress is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The MSB is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternately, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE


The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 core and peripheral modules for controlling the operation of the device.


SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV class of instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode with a working register as an address pointer.





SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working Re	gister 0								xxxx
WREG1	0002								Working Re	gister 1								xxxx
WREG2	0004								Working Re	gister 2								xxxx
WREG3	0006								Working Re	gister 3								XXXX
WREG4	8000								Working Re	gister 4								xxxx
WREG5	000A								Working Re	gister 5								xxxx
WREG6	000C		Working Register 6 Working Register 7 Working Register 8															xxxx
WREG7	000E								Working Re	gister 7								xxxx
WREG8	0010								Working Re	gister 8								xxxx
WREG9	0012								Working Re	gister 9								xxxx
WREG10	0014								Working Re	gister 10								xxxx
WREG11	0016								Working Re	gister 11								xxxx
WREG12	0018								Working Re	gister 12								xxxx
WREG13	001A								Working Re	gister 13								xxxx
WREG14	001C								Working Re	gister 14								xxxx
WREG15	001E								Working Re	gister 15								0800
SPLIM	0020							Stad	ck Pointer Li	mit Register								xxxx
PCL	002E		-		-			Program	Counter Lo	w Word Reg	gister							0000
PCH	0030	_	—		—	—	—	_	—			Progra	m Counter	High Byte F	Register			0000
TBLPAG	0032	_	—	—	—	_	—	_	—			Table F	Page Addre	ss Pointer F	Register			0000
PSVPAG	0034	_	—	—	—	_	—	_	—		Progra	am Memory	/ Visibility P	age Addres	s Pointer Re	egister		0000
RCOUNT	0036							Repe	at Loop Cou	inter Registe	er							xxxx
SR	0042	_	—	—	—	_	_		DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	_	—	—	—	—	—	—	—	—	_	—	—	IPL3	PSV	—	—	0020
DISICNT	0052		—						Disable	e Interrupts	Counter R	egister						0000

TABLE 4-1: CPU CORE REGISTERS MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR PIC24FJXXMC101 DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	—	CN14IE	CN13IE	CN12IE	CN11IE	—	_		—	—	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062		CN30IE	CN29IE	—		-		—	CN23IE	CN22IE	CN21IE	-	-	_	-	_	0000
CNPU1	0068		CN14PUE	CN13PUE	CN12PUE	CN11PUE	-		—	—	—	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE	_	_	_	_	_	CN23PUE	CN22PUE	CN21PUE	_	_				0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR PIC24FJXXMC102 DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE			—	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	CN30IE	CN29IE	—	CN27IE			CN24IE	CN23IE	CN22IE	CN21IE					CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	_	-	—	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE	-	CN27PUE	-	_	CN24PUE	CN23PUE	CN22PUE	CN21PUE		_	_		CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-4: CHANGE NOTIFICATION REGISTER MAP FOR PIC24FJ32MC104 DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN13IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	CN30IE	CN29IE	CN28IE	CN27IE	CN26IE	CN25IE	CN24IE	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN13PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE	CN28PUE	CN27PUE	CN26PUE	CN25PUE	CN24PUE	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS39997C-page 38

IABLE 4	4-) :		RRUPI	CONTR	OLLER	REGIST		Ρ				-	-	-				
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0800	NSTDIS	—	—	—	—	—	—	_	—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	-	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	—	_	_	_	—	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084		_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	_	—	INT2IF	T5IF ⁽¹⁾	T4IF ⁽¹⁾	—	—			—	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	_	—	_	—		-	_			-	IC3IF	-	-	_			0000
IFS3	008A	FLTA1IF	RTCIF	_	—		—	PWM1IF			—	_	—	_	_			0000
IFS4	008C	_	—	CTMUIF	—		—	—			—	_	—	_	_	U1EIF	FLT1BIF ⁽³⁾	0000
IEC0	0094	_	—	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	—	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	_	—	INT2IE	T5IE ⁽¹⁾	T4IE ⁽¹⁾	—	—			—	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	_	—	_	—		-	_			-	IC3IE	-	-	_			0000
IEC3	009A	FLTA1IE	RTCIE	_	—		—	PWM1IE			—	_	—	_	_			0000
IEC4	009C	—	_	CTMUIE	—	-	—	—	_	-	—	_	—	—	—	U1EIE	FLT1BIE ⁽³⁾	0000
IPC0	00A4	—		T1IP<2:0>		-	(OC1IP<2:0:	>	-		IC1IP<2:0>		—		INT0IP<2:0)>	4444
IPC1	00A6	—		T2IP<2:0>		-	(OC2IP<2:0:	>	-		IC2IP<2:0>		—	—	_	-	4440
IPC2	00A8	—	ι	J1RXIP<2:0)>	_	Ś	SPI1IP<2:0	>	_		SPI1EIP<2:0)>	—		T3IP<2:0;	>	4444
IPC3	00AA	—	_		—	_	—		_	_		AD1IP<2:0:	>	—	ι	J1TXIP<2:	0>	0044
IPC4	00AC	—		CNIP<2:0>	>	_		CMIP<2:0>		_		MI2C1IP<2:0)>	—	S	SI2C1IP<2:	0>	4444
IPC5	00AE	—	_		—	_	—	—	_	_	—	—	—	—		INT1IP<2:()>	0004
IPC6	00B0	—		T4IP<2:0> ⁽	1)	_	—	—	_	_	—	—	—	—	—	_	_	4000
IPC7	00B2	—	_	_	—	_	_	—	_	_		INT2IP<2:0	>	_		T5IP<2:0>	(1)	0044
IPC9	00B6	—	_	—	—	_		—	_	_		IC3IP<2:0>		_	—	_		0040
IPC14	00C0	—	_	_	—	_	_	—	—	_		PWM1IP<2:0)>	_	—	_		0040
IPC15	00C2	—	F	LTA1IP<2:	0>	_		RTCIP<2:0:	>	_		—	—	_	—	—	_	4400
IPC16	00C4	—	_	_	—	_		—	_	_		U1EIP<2:0;	>	_	FL	TB1IP<2:0)> ⁽³⁾	0040
IPC19	00CA	—	_	_	—	_	—	—	_	_		CTMUIP<2:0)>	—	—	_	_	0040
INTTREG	00E0	—	_	—	—		ILR<	3:0>		—			VE	CNUM<6:0>	•			0000

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is available in PIC24FJ32MC101/102/104 devices only.

2: This bit is available in PIC24FJ32MC102/104 devices only.

TABLE 4-6: TIMERS REGISTER MAP FOR PIC24FJ16MC101/102 DEVICES

									-									
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								0000
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2	Register								0000
TMR3HLD	0108						Tim	er3 Holding	Register (fo	r 32-bit time	r operations	only)						xxxx
TMR3	010A								Timer3	Register								0000
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3								FFFF
T2CON	0110	TON	—	TSIDL	_	_	—	_	_	_	TGATE	TCKPS	6<1:0>	T32	_	TCS	—	0000
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	_	_	TCS	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-7: TIMERS REGISTER MAP FOR PIC24FJ32MC101/102/104 DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								0000
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	—	TSYNC	TCS	_	0000
TMR2	0106								Timer2	Register								0000
TMR3HLD	0108						Tim	er3 Holding	Register (fo	r 32-bit time	r operations	only)						xxxx
TMR3	010A								Timer3	Register								0000
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3								FFFF
T2CON	0110	TON	_	TSIDL	_	_	—	_	_	_	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL		_		_	_	_	TGATE	TCKP	S<1:0>	_	_	TCS	—	0000
TMR4	0114								Timer4	Register								0000
TMR5HLD	0116						Т	Timer5 Holdi	ng Register	(for 32-bit o	perations onl	y)						xxxx
TMR5	0118								Timer5	Register								0000
PR4	011A								Period F	Register 4								FFFF
PR5	011C								Period F	Register 5								FFFF
T4CON	011E	TON	_	TSIDL		_		_	_	_	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_		TGATE	TCKP	S<1:0>	—	—	TCS	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-8: INPUT CAPTURE REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Ca	pture Regist	er							xxxx
IC1CON	0142	_	_	ICSIDL		_	—	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Ca	pture Regist	er							xxxx
IC2CON	0146	—		ICSIDL			_	—	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC3BUF	0148								Input 3 Ca	pture Regist	er							XXXX
IC3CON	014A	—	_	ICSIDL		_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
Legend:	x = unknc	wn value c	on Reset, -	– = unimple	emented, r	ead as '0'.	Reset valu	es are sho	wn in hexac	lecimal.								

TABLE 4-9: OUTPUT COMPARE REGISTER MAP

							-											
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Ou	put Compar	e 1 Second	ary Register							xxxx
OC1R	0182								Output Co	ompare 1 Re	egister							xxxx
OC1CON	0184	_	—	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC2RS	0186							Ou	put Compar	e 2 Second	ary Register							xxxx
OC2R	0188								Output Co	ompare 2 Re	egister							xxxx
OC2CON	018A	—	_	OCSIDL		_	_	_	-		_	_	OCFLT	OCTSEL		OCM<2:0>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-10: 6-OUTPUT PWM1 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
P1TCON	01C0	PTEN	_	PTSIDL	—	—	—	—	—		PTOP	S<3:0>		PTCKF	S<1:0>	PTMO	D<1:0>	0000 0000 0000 0000
P1TMR	01C2	PTDIR							PWM Time	er Count Va	ue Regis	ter						0000 0000 0000 0000
P1TPER	01C4	_							PWM Time	e Base Peri	od Regist	er						0111 1111 1111 1111
P1SECMP	01C6	SEVTDIR			— — — — — — IUE OSYNC UDIX DTB<5:0> DTA<<1:0> DTA<5:0> </td <td></td> <td>0000 0000 0000 0000</td>												0000 0000 0000 0000	
PWM1CON1	01C8	—	_	-			PWM Special Event Compare Register — PMOD3 PMOD2 PMOD1 — PEN3H PEN2H PEN1H — PEN3L PEN2L PEN1L SEVOPS<3:0> — — — — — — IUE OSYNC UDIS DTB<5:0> DTAPS<1:0> DTA01 DTA01 DTA01 DTA01 DTA01 DTA1											0000 0000 0000 0000
PWM1CON2	01CA	_	_	_			SEVOR	PS<3:0>		_	_	_	—	—	IUE	OSYNC	UDIS	0000 0000 0000 0000
P1DTCON1	01CC	DTBPS	<1:0>			PMOD3 PMOD2 PMOD1 PEN3H PEN2H PEN1H PEN3L PEN2L PEN1L SEVOPS<3:0> IUE OSYNC UDIS DTB<5:0> DTAPS<1:0> DTS3A DTS2A DTS2I DTS1A DTS1A												0000 0000 0000 0000
P1DTCON2	01CE	_	_	_		_	− PMOD3 PMOD2 PMOD1 − PEN3H PEN2H PEN1H − PEN3L PEN2L PEN1L SEVOPS<3:0> − − − − − − IUE OSYNC UDIS DTB<5:0> DTAPS<1:0> DTA<5:0> DTA DTS1 DTS2I DTS1A DTS1 AOV2H FAOV2L FAOV1H FAOV1L FLTAM − − − − FAEN3 FAEN2 FAEN1 BOV2H FBOV2L FBOV1H FBOV1L FLTBM − − − − FBEN3 FAEN2 FAEN1											0000 0000 0000 0000
P1FLTACON	01D0	_	_	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L	FLTAM	_	_	—	—	FAEN3	FAEN2	FAEN1	0000 0000 0000 0111
P1FLTBCON	01D2	_	_	FBOV3H	FBOV3L	FBOV2H	FBOV2L	FBOV1H	FBOV1L	FLTBM	_	_	—	—	FBEN3	FBEN2	FBEN1	0000 0000 0000 0111
P10VDCON	01D4	_	_	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L	_	_	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L	0011 1111 0000 0000
P1DC1	01D6							P\	NM Duty Cy	/cle 1 Regis	ster							0000 0000 0000 0000
P1DC2	01D8							P\	NM Duty Cy	/cle 2 Regis	ster							0000 0000 0000 0000
P1DC3	01DA							P\	NM Duty Cy	/cle 3 Regis	ster							0000 0000 0000 0000
PWM1KEY	01DE								PWMLO	CK<15:0>								0000 0000 0000 0000

Legend: u = uninitialized bit, — = unimplemented, read as '0'

TABLE 4-11: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	—	-	—	_	_	-	-	-				Receive	Register				0000
I2C1TRN	0202	_	_	_	_	_	_	_	_				Transmit	Register				OOFF
I2C1BRG	0204	_	_	_	_	_	_	_		Baud Rate Generator Register								
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	020A	_	_	_	_	_	_					Address	Register					0000
I2C1MSK	020C	_	_	_	—	_	_											
I2C1MSK	020C	—	—	—	_	_	_					Address Ma	ask Register					_

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: UART1 REGISTER MAP

SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0220	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
0224	—	—	_	_	_	_	_				UART	Transmit Re	gister				xxxx
0226	_	_	_	_	_		_				UART	Receive Re	gister				0000
0228		•			•		Bau	d Rate Ger	erator Presc	aler							0000
	Addr 0220 0222 0224 0226	Addr Bit 15 0220 UARTEN 0222 UTXISEL1 0224 — 0226 —	Addr Bit 15 Bit 14 0220 UARTEN — 0222 UTXISEL1 UTXINV 0224 — — 0226 — —	Addr Bit 15 Bit 14 Bit 13 0220 UARTEN — USIDL 0222 UTXISEL1 UTXINV UTXISEL0 0224 — — — 0226 — — —	Addr Bit 15 Bit 14 Bit 13 Bit 12 0220 UARTEN — USIDL IREN 0222 UTXISEL1 UTXINV UTXISEL0 — 0224 — — — — 0226 — — — — 0226 — — — —	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0220 UARTEN — USIDL IREN RTSMD 0222 UTXISEL1 UTXINV UTXISEL0 — UTXBRK 0224 — — — — — — 0226 — — — — — —	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0220 UARTEN — USIDL IREN RTSMD — 0222 UTXISEL1 UTXINV UTXISEL0 — UTXBRK UTXEN 0224 — — — — — — — 0226 — — — — — — —	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 30 0220 UARTEN — USIDL IREN RTSMD — UEN1 0222 UTXISEL1 UTXINV UTXISEL0 — UTXBRK UTXDK UTXBF 0224 — — — — — — — 0226 — — — — — — —	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 30 Bit 30 0220 UARTEN — USIDL IREN RTSMD — UEN1 UEN0 0222 UTXISEL1 UTXINV UTXISEL0 — UTXBRK UTXBK UTXBF TRMT 0224 — — — — — — — — 0226 — — — — — — — — — 0226 — — — — — — — — —	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 70220UARTEN—USIDLIRENRTSMD—UEN1UEN0WAKE0222UTXISEL1UTXINVUTXISEL0—UTXBRKUTXENUTXBFTRMTURXISE0224—————————0226————————	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 9 Bit 8 Bit 7 Bit 6 0220 UARTEN - USIDL IREN RTSMD - UEN1 UEN0 WAKE LPBACK 0220 UTXISEL1 UTXINV UTXISEL0 - UTXBRK UTXEN UTXBF TRMT URXISEL LPBACK 0224 - <td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 8Bit 7Bit 6Bit 50220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUD0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISEL1:0>ADDEN0224UART0226UART</td> <td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 8Bit 7Bit 6Bit 6Bit 3Bit 40220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUDURXINV0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISEL<1:0>ADDENRIDLE0224UARTENUARTEN0226UARTENUARTEN</td> <td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 9Bit 8Bit 7Bit 6Bit 5Bit 3Bit 4Bit 30220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUDURXINVBRGH0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISLL<1:0>ADDENRIDLEPERR0224UARTENUARTEN0226UARTENUARTENUARTEN0226UARTENUARTENUARTENUARTEN0226UARTENUARTENUARTEN0226UARTENUARTEN</td> <td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 7Bit 6Bit 5Bit 4Bit 3Bit 3Bit 20220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUDURXINVBRGHPDSE0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISEL<1:0>ADDENRIDLEPERRFERR0224UARTENV</td> <td>AddrBit 15Bit 14Bit 13Bit 12Bit 12Bit 10Bit 0Bit 9Bit 8Bit 7Bit 6Bit 6Bit 5Bit 4Bit 3Bit 3Bit 2Bit 10220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUDURXINVBRGHPDSEL<1:0>0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISEL<1:0>ADDENRIDLEPERRFERROERR0224UARTENUARTENUARTENUARTENUARTEN0224UARTENUARTENUARTENUARTENUARTENUARTENUARTENADDENRIDLEPERRFERROERR0224UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTENUARTENUARTEN0226<td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 6Bit 5Bit 4Bit 3Bit 2Bit 2Bit 1Bit 0Bit 00220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUDURXINVBRGHPDSEL-1:0>STSEL0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISEL-1:0>ADDENRIDLEPERRFERROERRURXDA0224UARTENUARTENUARTENUARTENUARTENUARTENUARTENNODENRIDLEPERRFERROERRURXDA0224UARTENUARTENUARTENUARTENUARTENUARTEN0224UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTEN</td></td>	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 8Bit 7Bit 6Bit 50220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUD0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISEL1:0>ADDEN0224UART0226UART	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 8Bit 7Bit 6Bit 6Bit 3Bit 40220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUDURXINV0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISEL<1:0>ADDENRIDLE0224UARTENUARTEN0226UARTENUARTEN	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 9Bit 8Bit 7Bit 6Bit 5Bit 3Bit 4Bit 30220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUDURXINVBRGH0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISLL<1:0>ADDENRIDLEPERR0224UARTENUARTEN0226UARTENUARTENUARTEN0226UARTENUARTENUARTENUARTEN0226UARTENUARTENUARTEN0226UARTENUARTEN	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 7Bit 6Bit 5Bit 4Bit 3Bit 3Bit 20220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUDURXINVBRGHPDSE0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISEL<1:0>ADDENRIDLEPERRFERR0224UARTENV	AddrBit 15Bit 14Bit 13Bit 12Bit 12Bit 10Bit 0Bit 9Bit 8Bit 7Bit 6Bit 6Bit 5Bit 4Bit 3Bit 3Bit 2Bit 10220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUDURXINVBRGHPDSEL<1:0>0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISEL<1:0>ADDENRIDLEPERRFERROERR0224UARTENUARTENUARTENUARTENUARTEN0224UARTENUARTENUARTENUARTENUARTENUARTENUARTENADDENRIDLEPERRFERROERR0224UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTENUARTENUARTEN0226 <td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 6Bit 5Bit 4Bit 3Bit 2Bit 2Bit 1Bit 0Bit 00220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUDURXINVBRGHPDSEL-1:0>STSEL0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISEL-1:0>ADDENRIDLEPERRFERROERRURXDA0224UARTENUARTENUARTENUARTENUARTENUARTENUARTENNODENRIDLEPERRFERROERRURXDA0224UARTENUARTENUARTENUARTENUARTENUARTEN0224UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTEN</td>	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 6Bit 5Bit 4Bit 3Bit 2Bit 2Bit 1Bit 0Bit 00220UARTEN-USIDLIRENRTSMD-UEN1UEN0WAKELPBACKABAUDURXINVBRGHPDSEL-1:0>STSEL0222UTXISEL1UTXINVUTXISEL0-UTXBRKUTXENUTXBFTRMTURXISEL-1:0>ADDENRIDLEPERRFERROERRURXDA0224UARTENUARTENUARTENUARTENUARTENUARTENUARTENNODENRIDLEPERRFERROERRURXDA0224UARTENUARTENUARTENUARTENUARTENUARTEN0224UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTENUARTEN0226UARTENUARTENUARTENUARTENUARTEN

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	—	SPISIDL	—	_	—	—			SPIROV	—		—	—	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>	•	PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	mit and Red	eive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14:	ADC1 REGISTER MAP FOR PIC24FJXXMC101 DEVICES

											1		1	1			1	1
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data	Buffer 0								xxxx
ADC1BUF1	0302								ADC Data	Buffer 1								xxxx
ADC1BUF2	0304								ADC Data	Buffer 2								xxxx
ADC1BUF3	0306								ADC Data	Buffer 3								xxxx
ADC1BUF4	0308								ADC Data	Buffer 4								xxxx
ADC1BUF5	030A								ADC Data	Buffer 5								xxxx
ADC1BUF6	030C		ADC Data Buffer 6												xxxx			
ADC1BUF7	030E		ADC Data Buffer 7												xxxx			
ADC1BUF8	0310			ADC Data Buffer 8												xxxx		
ADC1BUF9	0312															xxxx		
ADC1BUFA	0314								ADC Data	Buffer 10								xxxx
ADC1BUFB	0316								ADC Data	Buffer 11								xxxx
ADC1BUFC	0318								ADC Data	Buffer 12								xxxx
ADC1BUFD	031A								ADC Data	Buffer 13								xxxx
ADC1BUFE	031C								ADC Data	Buffer 14								xxxx
ADC1BUFF	031E								ADC Data	Buffer 15								xxxx
AD1CON1	0320	ADON	—	ADSIDL	_	_	—	FORM	/<1:0>	Ş	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	,	VCFG<2:0	>	_		CSCNA	CHPS	S<1:0>	BUFS	—		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	—	_		SAMC<4:0> ADCS<7:0> 00										0000		
AD1CHS123	0326	—	—	—	—	- CH123NB<1:0> CH123SB CH123SA - CH123SA								0000				
AD1CHS0	0328	CH0NB	—	—		CH0SB<4:0> CH0NA — — CH0SA<4:0> 000									0000			
AD1PCFGL	032C	_	_	_	_									0000				
AD1CSSL	0330	—	—	—	—	—	CSS10 ⁽¹⁾	CSS9 ⁽¹⁾	—	—	—	—	—	CSS3	CSS2	CSS1	CSS0	0000

Preliminary

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is available in PIC24FJ32MC101 devices only.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
																		Resets
ADC1BUF0	0300								ADC Data	Buffer 0								XXXX
ADC1BUF1	0302								ADC Data	Buffer 1								xxxx
ADC1BUF2	0304								ADC Data	Buffer 2								xxxx
ADC1BUF3	0306								ADC Data	Buffer 3								xxxx
ADC1BUF4	0308								ADC Data	Buffer 4								xxxx
ADC1BUF5	030A								ADC Data	Buffer 5								xxxx
ADC1BUF6	030C								ADC Data	Buffer 6								xxxx
ADC1BUF7	030E					ADC Data Buffer 7 xx											xxxx	
ADC1BUF8	0310																xxxx	
ADC1BUF9	0312								ADC Data	Buffer 9								xxxx
ADC1BUFA	0314								ADC Data	Buffer 10								xxxx
ADC1BUFB	0316								ADC Data	Buffer 11								xxxx
ADC1BUFC	0318								ADC Data	Buffer 12								xxxx
ADC1BUFD	031A								ADC Data	Buffer 13								xxxx
ADC1BUFE	031C								ADC Data	Buffer 14								xxxx
ADC1BUFF	031E								ADC Data	Buffer 15								xxxx
AD1CON1	0320	ADON	_	ADSIDL	—	—	-	FORM	/<1:0>	5	SSRC<2:0>	>	—	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	١	/CFG<2:0>	•	-		CSCNA	CHPS	S<1:0>	BUFS	_		SMP	<3:0>	•	BUFM	ALTS	0000
AD1CON3	0324	ADRC	_	—		SAMC<4:0> ADCS<7:0> 000										0000		
AD1CHS123	0326	_	_	—	-		CH123N	IB<1:0>	CH123SB	_	-	—	-	-	CH123	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	_	—											0000			
AD1PCFGL	032C	—	_	—	_	_	PCFG10 ⁽¹⁾		—	—	—	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	—	—	—	—	—	CSS10 ⁽¹⁾	CSS9 ⁽¹⁾	—	—	—	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000

TABLE 4-15: ADC1 REGISTER MAP FOR PIC24FJXXMC102 DEVICES

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is available in PIC24FJ32MC102 devices only.

TABLE 4-16: ADC1 REGISTER MAP FOR PIC24FJ32104 DEVICES

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data E	Buffer 0								xxxx
ADC1BUF1	0302								ADC Data E	Buffer 1								xxxx
ADC1BUF2	0304								ADC Data E	Buffer 2								xxxx
ADC1BUF3	0306								ADC Data E	Buffer 3								xxxx
ADC1BUF4	0308								ADC Data E	Buffer 4								xxxx
ADC1BUF5	030A								ADC Data E	Buffer 5								xxxx
ADC1BUF6	030C								ADC Data E	Buffer 6								xxxx
ADC1BUF7	030E								ADC Data E	Buffer 7								xxxx
ADC1BUF8	0310		ADC Data Buffer 8												xxxx			
ADC1BUF9	0312														xxxx			
ADC1BUFA	0314								ADC Data B	uffer 10								xxxx
ADC1BUFB	0316								ADC Data B	uffer 11								xxxx
ADC1BUFC	0318								ADC Data B	uffer 12								xxxx
ADC1BUFD	031A								ADC Data B	uffer 13								xxxx
ADC1BUFE	031C								ADC Data B	uffer 14								xxxx
ADC1BUFF	031E								ADC Data B	uffer 15								xxxx
AD1CON1	0320	ADON	_	ADSIDL	—	—	—	FORM	/<1:0>		SSRC<2:0	>	—	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	١	VCFG<2:0	>	_		CSCNA	CHPS	6<1:0>	BUFS	—		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	—	_			SAMC<4:0>						ADCS	6<7:0>				0000
AD1CHS123	0326	—	_	—	—											0000		
AD1CHS0	0328	CH0NB	—	_			CH0SB<4:0		1	CH0NA	—	—		-	H0SA<4:0			0000
AD1PCFGL	032C	PCFG15	_	-											0000			
AD1CSSL	0330	CSS15	—	—	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000

Preliminary

DS39997C-page 46

Legend:

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

TABLE 4-17: CTMU REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON1	033A	CTMUEN		CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	—	—			—		—	—	0000
CTMUCON2	033C	EDG1MOD	EDG1POL		EDG15	SEL<3:0>		EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL		EDG2SE	EL<3:0>		—		0000
CTMUICON	033E			ITRIM<5	5:0>			IRNG	<1:0>	_	_	-	—	—	_	—	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620		Alarm Value Register Window based on APTR<1:0>															xxxx
ALCFGRPT	0622	ALRMEN	CHIME		AMASK	(<3:0>		ALRMPT	[R<1:0>				ARP	<7:0>				0000
RTCVAL	0624						RTCC	Value Registe	er Window bas	ed on RTCF	PTR<1:0>							xxxx
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPT	R<1:0>				CAL	<7:0>				0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-19: PAD CONFIGURATION REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	02FC			-			-						-	-	-	RTSECSEL		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
CMSTAT	0650	CMSIDL		-		_	C3EVT	C2EVT	C1EVT	_	—	—	—	—	C3OUT	C2OUT	C10UT	0000	
CVRCON	0652	_	_	_	_	_	VREFSEL	BGSEL	.<1:0>	CVREN	CVROE	CVRR	_		CVR-	<3:0>		0000	
CM1CON	0654	CON	COE	CPOL	_	_	_	CEVT	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH	<1:0>	0000	
CM1MSKSRC	0656	_	_	_	_		SELSRC	C<3:0>			SELSR	CB<3:0>			SELSRO	CA<3:0>		0000	
CM1MSKCON	0658	HLMS		OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000	
CM1FLTR	065A	—					-		—	—	(CFSEL<2:0	>	CFLTREN	(0000			
CM2CON	065C	CON	COE	CPOL			-	CEVT	COUT	EVPO	L<1:0>	—	CREF	—				0000	
CM2MSKSRC	065E	—					SELSRC	C<3:0>			SELSR	CB<3:0>			SELSRO	CA<3:0>		0000	
CM2MSKCON	0660	HLMS		OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000	
CM2FLTR	0662	—					-		—	—	(CFSEL<2:0	>	CFLTREN	(CFDIV<2:0:	>	0000	
CM3CON	0664	CON	COE	CPOL	_	_	_	CEVT	COUT	EVPO	L<1:0>	—	CREF	_	_	CCH	<1:0>	0000	
CM3MSKSRC	0666	_	_	_	_		SELSRC	C<3:0>			SELSR	CB<3:0>						0000	
CM3MSKCON	0668	HLMS		OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN				0000	
CM3FLTR	066A	—		_	-		—			_	(CFSEL<2:0	>	CFLTREN	(CFDIV<2:0> — CCH<1:0> SELSRCA<3:0>			

Legend:

© 2011-2012 Microchip Technology Inc.

TABLE 4-21: PERIPHERAL PIN SELECT INPUT REGISTER MAP

Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0680	—	—	—			INT1R<4:0>	`		—	-	-	-	—	-	—	-	1F00
0682	—	_	—	—	—	—	—	—	—	—	—		I	NT2R<4:0>			001F
0686	_	-	—			T3CKR<4:0:	>		—	-	_		Т	2CKR<4:0>			1F1F
0688	—	—	—		-	T5CKR<4:0>	(1)		—	—	—		T4	4CKR<4:0>(1)		1F1F
068E	—	_	—			IC2R<4:0>			—	—	—			IC1R<4:0>			1F1F
0690	—	_	—	—	—	—	—	—	—	—	—			IC3R<4:0>			001F
0696	—	_	—	—	—	—	—	—	—	—	—		C	OCFAR<4:0>			001F
06A4	—	—	—			U1CTSR<4:0)>		—	—	—		L	J1RXR<4:0>	•		1F1F
06A8	—	—	—		:	SCK1R<4:0>	(1)		—	—	—		S	DI1R<4:0> ⁽¹)		1F1F
06AA		_	—	—		—		—	—	—	—			SS1R<4:0>			001F
	0680 0682 0686 0688 0688 0690 0690 0694 06A4	Addr Bit 15 0680 0682 0686 0688 0688 0689 0690 0694 06A4	Addr Bit 15 Bit 14 0680 0682 0686 0688 0688 0688 0688 0690 0696 0696 0644 0648	Addr Bit 15 Bit 14 Bit 13 0680 0682 0686 0688 0688 0688 0688 0688 0690 0696 0644 06A8	Addr Bit 15 Bit 14 Bit 13 Bit 12 0680 0682 0686 0686 0688 0688 0688 0688 0690 0696 0696 0644 06A8	0680 0682 0686 0688 0688 0688	0680 INT1R<4:0: 0682 0686 0686 0688 T3CKR<4:0:	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0680 INT1R<4:0> 0682 0686 0686 0688 T3CKR<4:0> ⁽¹⁾ 0688 IC2R<4:0> ⁽¹⁾ 0686 0686 0686 0690 0690 0644 SCK1R<4:0> ⁽¹⁾	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0680 $$ </td <td>0680$$<th< td=""><td>0680 INT1R<4:0> </td></th<><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 3 Bit 2 0680 $$ $-$</td><td>0680 $-$ <</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0$0680$$$</td></td>	0680 $$ <th< td=""><td>0680 INT1R<4:0> </td></th<> <td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 3 Bit 2 0680 $$ $-$</td> <td>0680 $-$ <</td> <td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0$0680$$$</td>	0680 INT1R<4:0>	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 3 Bit 2 0680 $$ $-$	0680 $ -$ <	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0 0680 $$

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

Legend:

x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is available in PIC24FJ32MC101/102/104 devices only.

TABLE	4-22:	PERI	PHERA	L PIN S	ELECT	Ουτρυ	T REGIS	STER MA	AP FOR	PIC24F	JXXMC	:101 DE	VICES					
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	_	_			RP1R<4:0:	>		_	_	_			RP0R<4:0>			0000
RPOR2	06C4	_	_	_	_	_	_	_	_	_	_	_			RP4R<4:0>			0000
RPOR3	06C6	_	_				RP7R<4:0:	>		_	_	_	_	_	_		_	0000
RPOR4	06C8	_	_				RP9R<4:0:	>		_	_	_			RP8R<4:0>			0000
RPOR6	06CC	_	_				RP13R<4:0	>		_	_	_			RP12R<4:0>	>		0000
RPOR7	06CE		_	_			RP15R<4:0	>		_	_	_			RP14R<4:0>	>		0000

TAB

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-23: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24FJXXMC102 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	-	—	_			RP1R<4:0>	•		_	—	—			RP0R<4:0>			0000
RPOR1	06C2		_	_			RP3R<4:0>			_	_	_			RP2R<4:0>			0000
RPOR2	06C4	-	_				RP5R<4:0>			_	_	_			RP4R<4:0>			0000
RPOR3	06C6	_	_				RP7R<4:0>			_	_	_			RP6R<4:0>			0000
RPOR4	06C8	_	_				RP9R<4:0>			_	_	_			RP8R<4:0>			0000
RPOR5	06CA	_	_				RP11R<4:0:	>		_	_	_		F	RP10R<4:0>			0000
RPOR6	06CC	_	_	_			RP13R<4:0	>		_	_	_		F	RP12R<4:0>			0000
RPOR7	06CE	_	_	_			RP15R<4:0	>		_	_	_		F	RP14R<4:0>			0000

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 4-24: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24FJ32MC104 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	_	_			RP1R<4:0;	>		_		_			RP0R<4:0>			0000
RPOR1	06C2	_	_	_			RP3R<4:0;	>		_	_	_			RP2R<4:0>			0000
RPOR2	06C4	_	_	_			RP5R<4:0;	>		_	_	_			RP4R<4:0>			0000
RPOR3	06C6	_	_	_			RP7R<4:0;	>		—	_	_			RP6R<4:0>			0000
RPOR4	06C8	_	_	_			RP9R<4:0;	>		—	_	_			RP8R<4:0>			0000
RPOR5	06CA	_	_	_			RP11R<4:0	>		_	_	_			RP10R<4:0>	•		0000
RPOR6	06CC	_	_	_			RP13R<4:0	>		_	_	_			RP12R<4:0>	•		0000
RPOR7	06CE	_	_	_			RP15R<4:0	>		_	_	_			RP14R<4:0>	•		0000
RPOR8	06D0	_	_	_			RP17R<4:0	>		—	_	_			RP16R<4:0>	•		0000
RPOR9	06D2	_	_	_			RP19R<4:0	>		—	_	_			RP18R<4:0>	•		0000
RPOR10	06D4	_	_	_			RP21R<4:0	>		—	_	_			RP20R<4:0>	•		0000
RPOR11	06D6	_	_	_			RP23R<4:0	>		_	_	_			RP22R<4:0>	•		0000
RPOR12	06D8	_	_	_			RP25R<4:0	>		_	_	_			RP24R<4:0>	,		0000

DS39997C-page 50

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 4-25: PORTA REGISTER MAP FOR PIC24FJXXMC101/102

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0		_	-		—	—					—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	02C2		_	_	_	—	—	_				—	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4		_	_	_	—	_	_				—	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	02C6	_	_	_	_	—	—	_	—	-	_	—	_	ODCA3	ODCA2	_	—	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-26: PORTA REGISTER MAP FOR PIC24FJ32MC104 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	_	_	—	—	_	TRISA10	TRISA9	TRISA8	TRISA7	-	—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	02C2		_	_	_	_	RA10	RA9	RA8	RA7	_	_	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4		_	_	_	_	LATA10	LATA9	LATA8	LATA7	_	_	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	02C6	-	_	_	_	_	ODCA10	ODCA9	ODCBA	ODCA7	_	_	_	ODCA3	ODCA2	_	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-27: PORTB REGISTER MAP FOR PIC24FJXXMC101 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	-	—	TRISB9	TRISB8	TRISB7	_	—	TRISB4	-	—	TRISB1	TRISB0	F393
PORTB	02CA	RB15	RB14	RB13	RB12	-	—	RB9	RB8	RB7	—	-	RB4	—	-	RB1	RB0	xxxx
LATB	02CC	LATB15	LATB14	LATB13	LATB12	-	_	LATB9	LATB8	LATB7	_	—	LATB4		—	LATB1	LATB0	xxxx
ODCB	02CE	ODCB15	ODCB14	ODCB13	ODCB12	-	_	ODCB9	ODCB8	ODCB7	_	_	_	_	—	-	—	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal

TABLE 4-28: PORTB REGISTER MAP FOR PIC24FJXXMC102 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	02CE	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5		-	_	_	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

TABLE 4-29: PORTB REGISTER MAP FOR PIC24FJ32MC104 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	02CE	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	-	-		_	-	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: PORTC REGISTER MAP FOR PIC24FJ32MC104 DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02D8		-		_	—		TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	FFFF
PORTC	02DA	_	_	_	_	-	_	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx
LATC	02DC	_	_	_	_	-	_	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx
ODCC	02DE	_	_	_	_	_	_	ODCC9	ODCC8	ODCC7	ODCC6	—		—		—	—	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-31: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	—	—	—	CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	_{XXXX} (1)
OSCCON	0742	—	(COSC<2:0>	>	—	1	NOSC<2:0	>	CLKLOCK	IOLOCK	LOCK		CF	—	LPOSCEN	OSWEN	₀₃₀₀ (2)
CLKDIV	0744	ROI	[DOZE<2:0>	>	DOZEN	F	RCDIV<2:0)>	—	_	—	_		_	—	—	3040
OSCTUN	0748	_			-	—			_	_				TUN	l<5:0>			0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.

TABLE 4-32: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	_	—	-	_	_	_	ERASE	_			NVMO	P<3:0>		₀₀₀₀ (1)
NVMKEY	0766		-				_						NVMKE	Y<7:0>				0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-33: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD ⁽¹⁾	T4MD ⁽¹⁾	T3MD	T2MD	T1MD	-	PWM1MD		I2C1MD	—	U1MD	—	SPI1MD	—		AD1MD	0000
PMD2	0772	_	_	-	_	_	IC3MD	IC2MD	IC1MD	_	_	_	_	_	_	OC2MD	OC1MD	0000
PMD3	0774	_	_	-	_	_	CMPMD	RTCCMD	_	_	_	_	_	_	_	_	_	0000
PMD4	0776	—	_	_	—			_	_		—	—	—		CTMUMD		_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is available in PIC24FJ32MC101/102/104 devices only.

4.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note:	A PC push during exception processing
	concatenates the SRL register to the MSb
	of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. However, the stack error trap will occur on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x0C00 in RAM, initialize the SPLIM with the value 0x0BFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the SFR space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.2.6 DATA RAM PROTECTION FEATURE

The PIC24FXXXX product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code, when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code, when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-34 form the basis of the addressing modes that are optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those provided in other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal
 - Note: Not all instructions support all of the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

TABLE 4-34:	FUNDAMENTAL ADDRESSING MODES SUPPORTED
-------------	--

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

4.3.3 MOVE INSTRUCTIONS

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the $\ensuremath{\mathtt{MOV}}$ instructions, the addressing
	mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared by both source and
	destination (but typically only used by
	one).

In summary, the following addressing modes are supported by move instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not	all	instructions	support	all	the
	addr	essir	ng modes give	n above. I	ndivi	dual
	instructions may support different subsets					
	of the	ese a	addressing mo	odes.		

4.3.4 OTHER INSTRUCTIONS

In addition to the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Interfacing Program and Data Memory Spaces

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24FJ16MC101/ 102 and PIC24FJ32MC101/102/104 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes, or words, anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for lookups from a large table of static data. The application can only access the lsw of the program word.

4.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the MSb of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).


For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the MSb of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area. Table 4-35 and Figure 4-7 show how the program EA is created for table operations and remapping accesses from the data EA.

TABLE 4-35: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access		Progra	m Space A	Adress	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xx xxxx x	xxx xxx	x xxxx xxx0	
TBLRD/TBLWT	User	TBLPAG<7:0>		Data EA<15:0>		
(Byte/Word Read/Write)		0	xxx xxxx	xxxx xx	xx xxxx xxxx	
	Configuration	TBLPAG<7:0> Data EA<15		Data EA<15:0>		
		1	xxx xxxx	xxxx x	xxx xxxx xxxx	
Program Space Visibility	User 0		0 PSVPAG<7:0>		Data EA<14:0> ⁽¹⁾	
(Block Remap/Read)		0	XXXX XXXX	2	xxx xxxx xxxx	xxxx

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

FIGURE 4-7: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



Note 1: The Least Significant bit of program space addresses is always fixed as '0' to maintain word alignment of data in the program and data spaces.

2: Table operations are not required to be word aligned. Table read operations are permitted in the Configuration memory space.

4.4.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).
 - In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-8: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

4.4.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL and TBLRDH).

Program space access through the data space occurs if the MSb of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-9), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction using PSV to access data, to execute in a single cycle.




FIGURE 4-9: PROGRAM SPACE VISIBILITY OPERATION

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 4. "Program Memory" (DS39715) in the "PIC24F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable, and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows users to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data in a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes).


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table-read and tablewrite instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



5.2 RTSP Operation

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions); and to program one word. Table 26-12 shows typical erase and programming times. The 8-row erase pages are edgealigned from the beginning of program memory, on boundaries of 1536 bytes.

5.3 **Programming Operations**

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the operation is finished.

The programming time depends on the FRC accuracy (see Table 26-18) and the value of the FRC Oscillator Tuning register (see Register 8-3). Use the following formula to calculate the minimum and maximum values for the Word Write Time and Page Erase Time (see Table 26-12).

EQUATION 5-1: PROGRAMMING TIME

$$\frac{T}{7.37 \text{ MHz} \times (FRC \text{ Accuracy})\% \times (FRC \text{ Tuning})\%}$$

For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 2\%$. If the TUN<5:0> bits (see Register 8-3) are set to `b000000, the minimum row write time is equal to Equation 5-2.

EQUATION 5-2: MINIMUM ROW WRITE TIME

$$T_{RW} = \frac{355 \ Cycles}{7.37 \ MHz \times (1 + 0.02) \times (1 - 0.00375)} = 47.4 \mu s$$

The maximum row write time is equal to Equation 5-3.

EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{355 \ Cycles}{7.37 \ MHz \times (1 - 0.02) \times (1 - 0.00375)} = 49.3 \mu s$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.3.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one word (24 bits) of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired address of the location the user wants to change.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS.

Note:	Performing a page erase operation on the
	last page of program memory will clear the
	Flash Configuration words, thereby
	enabling code protection as a result.
	Therefore, users should avoid performing
	page erase operations on the last page of
	program memory.

Refer to **Section 4. "Program Memory"** (DS39715) in the *"PIC24F Family Reference Manual"* for details and codes examples on programming using RTSP.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed, and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	_		_	_	_
bit 15							bit
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
—	ERASE	—	—		NVMOP	°<3:0> ⁽²⁾	
bit 7							bit (
Legend:		SO = Satiab	le only bit				
R = Readable	bit	W = Writable	•	U = Unimplen	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is se	et	'0' = Bit is clea		x = Bit is unkr	nown
bit 15	WR: Write Cor						
		Flash memory hardware onc		r erase operatio	n. The operation	on is self-timed	and the bit is
				lete and inactive	•		
bit 14	WREN: Write E						
	1 = Enable Fla	ash program/ei	rase operati	ons			
	0 = Inhibit Flas	sh program/era	ase operatio	ons			
bit 13	WRERR: Write	e Sequence Er	ror Flag bit				
				ence attempt or	termination has	s occurred (bit i	s set
		ally on any set	-	the WR bit)			
bit 12-7	Unimplemente	-		ipieteu normaliy			
bit 6	ERASE: Erase						
		-		ed by NVMOP<3	0> on the next	WR command	
				ified by NVMOP			
bit 5-4	Unimplemente	ed: Read as '0	,				
bit 3-0	NVMOP<3:0>: NVM Operation Select bits ⁽²⁾						
	If ERASE = 1:	-					
	1111 = No ope						
	1101 = Erase 1100 = No ope		ent				
	0011 = No ope						
	0010 = Memor		operation				
	0001 = No ope						
	0000 = No ope	eration					
	If ERASE = 0:						
	1111 = No ope						
	1101 = No ope 1100 = No ope						
	0011 = Memor		m operation	1			
	0010 = No ope	eration					
	0001 = No ope						
	0000 = No ope	eration					
Note 1: The	ese bits can only	be reset on Po	OR.				
	and the second only	())()())					

2: All other combinations of NVMOP<3:0> are unimplemented.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
VV-0	W-0	VV-0	W-0	W-0	W-0	W-0	W-0
			NVMK	EY<7:0>			
bit 7							bit 0
Legend:		SO = Satiable	only bit				
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

REGISTER 5-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

bit 15-8 Unimplemented: Read as '0'


bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

6.0 RESETS

- **Note 1:** This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Reset" (DS39712) in the "PIC24F Family Reference Manual", which is available the Microchip from web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset



- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the $\overline{\text{SYSRST}}$ signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state, and some are unaffected.

Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this data sheet for register Reset states.

All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

All bits that are set, with the exception of the POR bit (RCON<0>), are cleared during a POR event. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this data sheet.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	_	_	—	_	CM	VREGS
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7	owix	OWDIEN	WBIG	OLLLI	IDEE	BOIX	bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	1 = A Trap Co	o Reset Flag bi onflict Reset ha onflict Reset ha	as occurred	d			
bit 14	IOPUWR: Ille 1 = An illega Address	egal Opcode or al opcode dete Pointer cause	Uninitialized ction, an illeg d a Reset	W Access Rese	ode or uninitial	ized W registe	er used as a
bit 13-10	Unimplemen	ted: Read as	0'				
bit 9	1 = A configu	ration Mismatch Iration mismatch Iration mismatc	h Reset has c				
bit 8	1 = Voltage re	age Regulator egulator is acti [,] egulator goes i	ve during Slee		еер		
bit 7	1 = A Master	nal Reset (MCI Clear (pin) Re Clear (pin) Re	set has occurr				
bit 6	1 = A reset	are Reset (Instr instruction has instruction has	been execute	ed			
bit 5	SWDTEN: So 1 = WDT is e 0 = WDT is d		/Disable of WI	DT bit ⁽²⁾			
bit 4	1 = WDT time	hdog Timer Tir e-out has occu e-out has not o	rred	t			
bit 3	SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode						
bit 2	IDLE: Wake-up from Idle Flag bit 1 = Device was in Idle mode						
bit 1	 0 = Device was not in Idle mode BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred 0 = A Brown-out Reset has not occurred 						

Note 1: All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

6.1 System Reset

The PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 family of devices have two types of Reset:

- · Cold Reset
- · Warm Reset

A cold Reset is the result of a POR or a BOR. On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source.

A warm Reset is the result of all other Reset sources. including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection bits (COSC<2:0>) in the Oscillator Control register (OSCCON<14:12>).

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is shown in Figure 6-2.

TABLE 6-1: OSCILLATOR DELAY								
Oscillator Mode	Oscillator Startup Delay	Oscillator Startup Timer	PLL Lock Time	Total Delay				
FRC, FRCDIV16, FRCDIVN	Toscd	—		Toscd				
FRCPLL	Toscd	—	TLOCK	TOSCD + TLOCK				
MS	Toscd	Tost		TOSCD + TOST				
HS	Toscd	Tost		TOSCD + TOST				
EC		—		—				
MSPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK				
ECPLL		—	TLOCK	TLOCK				
SOSC	Toscd	Tost	_	TOSCD + TOST				
LPRC	Toscd	_	_	Toscd				

Note 1: TOSCD = Oscillator Start-up Delay (1.1 µs max for FRC, 70 µs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 µs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104




FIGURE 6-2: SYSTEM RESET TIMING

- delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.
 PWRT Timer: The power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay TPWRT has elapsed, the SYSRST becomes inactive, which in turn enables the selected oscillator to start generating clock cycles.
- Oscillator Delay: The total delay for the clock to be ready for various clock source selections are given in Table 6-1. Refer to Section 8.0 "Oscillator Configuration" for more information.
- 5. When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.
- 6. The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM elapsed.

TABLE 6-2:	OSCILLATOR PARAMETERS
------------	------------------------------

Symbol	Parameter	Value
VPOR	POR threshold	1.8V nominal
TPOR	POR extension time	30 μs maximum
VBOR	BOR threshold	2.5V nominal
TBOR	BOR extension time	100 μs maximum
TPWRT	Power-up time delay	64 ms nominal
TFSCM	Fail-safe Clock Monitor Delay	900 μs maximum

Note:	When the device exits the Reset condi- tion (begins normal operation), the
	device operating parameters (voltage,
	frequency, temperature, etc.) must be
	within their operating ranges, otherwise
	the device may not function correctly. The
	user application must ensure that the
	delay between the time power is first
	applied, and the time SYSRST becomes
	inactive, is long enough to get all
	operating parameters within specification.

6.2 POR

A POR circuit ensures the device is reset from poweron. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to **Section 26.0 "Electrical Characteristics"** for details.

The POR status bit (POR) in the Reset Control register (RCON<0>) is set to indicate the Power-on Reset.

6.3 BOR and PWRT


The on-chip regulator has a BOR circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses the VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.

The BOR status bit (BOR) in the Reset Control register (RCON<1>) is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

Refer to **Section 23.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The Reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point.



© 2011-2012 Microchip Technology Inc.

6.4 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 26.0** "Electrical Characteristics" for minimum pulse width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control register (RCON) is set to indicate the MCLR Reset.

6.4.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate Reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

6.4.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external Reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external Reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.5 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the Reset vector fetch will commence.

The Software Reset (Instruction) Flag bit (SWR) in the Reset Control register (RCON<6>) is set to indicate the software Reset.

6.6 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog <u>Time-out</u> occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag bit (WDTO) in the Reset Control register (RCON<4>) is set to indicate the Watchdog Reset. Refer to **Section 23.4** "**Watchdog Timer (WDT)**" for more information on Watchdog Reset.

6.7 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag bit (TRAPR) in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on trap conflict Resets.

6.8 Configuration Mismatch Reset

To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.

The Configuration Mismatch Flag bit (CM) in the Reset Control register (RCON<9>) is set to indicate the configuration mismatch Reset. Refer to Section 10.0 "I/O Ports" for more information on the configuration mismatch Reset.

Note: The configuration mismatch feature and associated Reset flag is not available on all devices.

6.9 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

The Illegal Opcode or Uninitialized W Access Reset Flag bit (IOPUWR) in the Reset Control register (RCON<14>) is set to indicate the illegal condition device Reset.

6.9.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of each program memory section to store the data values. The upper 8 bits should be programmed with 0x3F, which is an illegal opcode value.

6.9.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all Resets and is considered uninitialized until written to.

6.9.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.

6.10 Using the RCON Status Bits

The user application can read the Reset Control register (RCON) after any device Reset to determine the cause of the Reset.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 6-3 provides a summary of Reset flag bit operation.

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR, BOR
CM (RCON<9>)	Configuration Mismatch	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT Time-out	PWRSAV instruction, CLRWDT instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	POR, BOR	
POR (RCON<0>)	POR	

TABLE 6-3:RESET FLAG BIT OPERATION

Note: All Reset flag bits can be set or cleared by user software.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

NOTES:

7.0 INTERRUPT CONTROLLER

- **Note 1:** This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Interrupts" (DS39707) in the "PIC24F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Interrupt Controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 CPU. It has the following features:

- · Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR). Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices implement up to 26 unique interrupts and 4 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a way to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications to facilitate evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 device clears its registers in response to a Reset, forcing the PC to zero. The microcontroller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

FIGURE 7-1: PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 INTERRUPT VECTOR TABLE Reset - GOTO Instruction 0x000000 Reset - GOTO Address 0x000002 Reserved 0x000004 Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector Reserved Reserved Reserved Interrupt Vector 0 0x000014 Interrupt Vector 1 ~ ~ Interrupt Vector 52 0x00007C Interrupt Vector Table (IVT)⁽¹⁾ Interrupt Vector 53 0x00007E **Decreasing Natural Order Priority** Interrupt Vector 54 0x000080 ~ ~ Interrupt Vector 116 0x0000FC Interrupt Vector 117 0x0000FE 0x000100 Reserved Reserved 0x000102 Reserved Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector Reserved Reserved Reserved Interrupt Vector 0 0x000114 Interrupt Vector 1 ~ ~ Alternate Interrupt Vector Table (AIVT)⁽¹⁾ Interrupt Vector 52 0x00017C Interrupt Vector 53 0x00017E Interrupt Vector 54 0x000180 ~ ~ Interrupt Vector 116 Interrupt Vector 117 0x0001FE Start of Code 0x000200 Note 1: See Table 7-1 for the list of implemented interrupt vectors.

TABLE 7-	Interrupt	RUPT VECTORS		
Vector Number	Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Capture 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	Reserved
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – ADC1
22	14	0x000030	0x000130	Reserved
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	CMP – Comparator Interrupt
27	19	0x00003A	0x00013A	Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29-34	21-26	0x00003E-0x000048	0x00013E-0x000148	Reserved
35	27	0x00004A	0x00014A	T4 – Timer4 ⁽¹⁾
36	28	0x00004C	0x00014C	T5 – Timer5 ⁽¹⁾
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38-44	30-36	0x000050-0x00005A	0x000150-0x00015C	Reserved
45	37	0x00005E	0x00015E	IC3 – Input Capture 3
46-64	38-56	0x000060-0x000084	0x000160-0x000184	Reserved
65	57	0x000086	0x000186	PWM1 – PWM1 Period Match
66-69	58-61	0x000088-0x00008E	0x000188-0x00018E	Reserved
70	62	0x000090	0x000190	RTCC – Real-Time Clock and Calendar
71	63	0x000092	0x000192	FLTA1 – PWM1 Fault A
72	64	0x000094	0x000194	FLTB1 – PWM1 Fault B ⁽²⁾
73	65	0x000096	0x000196	U1E – UART1 Error
74-84	66-76	0x000098-0x0000AC	0x000198-0x0001AC	Reserved
85	77	0x0000AE	0x0001AE	CTMU – Charge Time Measurement Unit
86-125	78-117	0x0000B0-0x0000FE		Reserved

TABLE 7-1: INTERRUPT VECTORS

Note 1: This interrupt source is available in PIC24FJ32MC101/102/104 devices only.

2: This interrupt vector is not available in PIC24FJ(16/32)MC101 devices.

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1	0x00006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	Reserved
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved

TABLE 7-2:TRAP VECTORS

7.3 Interrupt Control and Status Registers

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices implement a total of 22 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS) as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

7.3.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.3.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.3.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first positions of IPC0 (IPC0<2:0>).

7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user application can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-28 in the following pages.

—							
				—	—	DC	
						bit 8	
	-				-		
-		R-0	R/W-0	R/W-0	R/W-0	R/W-0	
PL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С	
						bit 0	
	R = Readable	bit	U = Unimplemented bit, read as '0'				
	W = Writable b	oit	-n = Value at POR				
'1' = Bit is set '0' = Bit is cleared			x = Bit is unknown				
	_{W-0} (3) PL1 ⁽²⁾	R = Readable W = Writable b	R = Readable bit W = Writable bit	PL1 ⁽²⁾ IPL0 ⁽²⁾ RANR = Readable bitU = UnimplerW = Writable bit-n = Value at	PL1 ⁽²⁾ IPL0 ⁽²⁾ RANOVR = Readable bitU = Unimplemented bit, readW = Writable bit-n = Value at POR	PL1 ⁽²⁾ IPL0 ⁽²⁾ RANOVZR = Readable bit W = Writable bitU = Unimplemented bit, read as '0' -n = Value at POR	

111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1: "SR: CPU Status Register".

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- **3:** The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 7-2:	CORCON: CORE CONTROL REGISTER ⁽¹⁾

Legend:		C = Clear only	/ bit				
bit 7							bit C
		—	_	IPL3 ⁽²⁾	PSV	_	_
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
bit 15							bit 8
_	—	—	—	—	—	—	—
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2: "CORCON: Core Control Register".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER	<i>i</i> -5. INTCO		UP I CONTR							
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
NSTDIS	_		—	—	—	—	_			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—			
bit 7							bit 0			
Legend:										
R = Readabl		W = Writable		•	nented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own			
bit 15	NSTDIS: Interrupt Nesting Disable bit									
	 I = Interrupt nesting is disabled Interrupt nesting is enabled 									
bit 14-5	•	ted: Read as '								
bit 4	-	rithmetic Error								
	1 = Math error trap has occurred									
	0 = Math error trap has not occurred									
bit 3	ADDRERR: A	ADDRERR: Address Error Trap Status bit								
		1 = Address error trap has occurred								
		error trap has r								
bit 2		STKERR: Stack Error Trap Status bit								
		or trap has occ								
		0 = Stack error trap has not occurred								
bit 1		scillator Failure	•	it						
		failure trap ha								
1 1 0		failure trap ha								
bit 0	Unimplemen	ted: Read as '	0′							

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
ALTIVT	DISI	_	_	_	—	_	_			
bit 15					I		bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
—		_	—		INT2EP	INT1EP	INT0EP			
bit 7							bit 0			
Legend:	- h:4		L:4	ll lleinenlen						
R = Readable		W = Writable			mented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Bit is unknown			
bit 15		ALTIVT: Enable Alternate Interrupt Vector Table bit								
		hate vector tabl lard (default) v	-							
bit 14	DISI: DISI Instruction Status bit									
	1 = DISI instruction is active									
	0 = DISI inst	ruction is not a	ctive							
bit 13-3	Unimplemen	ted: Read as '	0'							
bit 2	INT2EP: External Interrupt 2 Edge Detect Polarity Select bit									
	1 = Interrupt on negative edge									
	0 = Interrupt on positive edge									
bit 1	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit									
		1 = Interrupt on negative edge								
	0 = Interrupt on positive edge									
bit 0	INT0EP: Exte	rnal Interrupt C	Edge Detec	Polarity Select	t bit					
	1 = Interrupt on negative edge									
		on positive edg								

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF			
bit 15							bit			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INTOIF			
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15-14	Unimplemer	nted: Read as	"O'							
bit 13	-			rupt Flag Status	s bit					
	1 = Interrupt	request has or request has no	curred							
bit 12	•	•	r Interrupt Flag	g Status bit						
	1 = Interrupt	request has oc request has no	curred	-						
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit									
		request has oc request has no								
bit 10	SPI1IF: SPI1 Event Interrupt Flag Status bit									
		request has oc request has no								
bit 9	SPI1EIF: SP	SPI1EIF: SPI1 Fault Interrupt Flag Status bit								
		request has oc request has no								
bit 8	T3IF: Timer3 Interrupt Flag Status bit									
		request has or request has no								
bit 7	T2IF: Timer2 Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
hit G	-	-		unt Eloa Statua	hit					
bit 6	1 = Interrupt	request has oc	curred	upt Flag Status	DIL					
bit 5	 0 = Interrupt request has not occurred IC2IF: Input Capture Channel 2 Interrupt Flag Status bit 									
	1 = Interrupt	request has or request has no	curred							
bit 4	•	nted: Read as								
bit 3	-	Interrupt Flag								
	1 = Interrupt	request has or request has no	curred							
bit 2	-	-		upt Flag Status	bit					
	1 = Interrupt	request has or request has no	curred							

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

- bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 INTOIF: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

REGISTER	7-6: IFS1:	INTERRUPT	FLAG STAT	US REGIST	ER 1					
U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0			
_	—	INT2IF	T5IF ⁽¹⁾	T4IF ⁽¹⁾	—	—	_			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	_		INT1IF	CNIF	CMPIF	MI2C1IF	SI2C1IF			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown			
bit 15-14	Unimplemen	ted: Read as '	0'							
bit 13		mal Interrupt 2	-	t						
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
h it 40	-	-								
bit 12	T5IF: Timer5 Interrupt Flag Status bit ⁽¹⁾									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 11	T4IF: Timer4 Interrupt Flag Status bit ⁽¹⁾									
	1 = Interrupt request has occurred									
	0 = Interrupt	request has no	t occurred							
bit 10-5	Unimplemen	ted: Read as '	0'							
bit 4	INT1IF: External Interrupt 1 Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
L:1.0	-	-								
bit 3	CNIF: Input Change Notification Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 2	CMPIF: Comparator Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 1	MI2C1IF: I2C	1 Master Even	ts Interrupt Fla	ag Status bit						
		request has oc								
1.11.0	-	request has no		O (1)						
bit 0		1 Slave Events		g Status bit						
		request has oc request has no								
		request has no								

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

Note 1: This bit is available in PIC24FJ32MC101/102/104 devices only.

REGISTER 7-7: I	IFS2: INTERRUPT FLAG STATUS REGISTER 2
-----------------	---

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	_	_	_	_	_	_	_		
bit 15							bit 8		
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
—	—	IC3IF	—	—	—	—	—		
bit 7						•	bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		
bit 15-6	Unimplemen	ted: Read as '	כ'						
bit 5	IC3IF: Input C	Capture Channe	el 3 Interrupt F	lag Status bit					
	1 = Interrupt request has occurred								

- 0 = Interrupt request has not occurred
- bit 4-0 Unimplemented: Read as '0'

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	U-0
FLTA1IF	RTCCIF	—	—	—	—	PWM1IF	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	FLTA1IF: PWM1 Fault A Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 14	RTCCIF: RTCC Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 13-10	Unimplemented: Read as '0'
bit 9	PWM1IF: PWM1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 8-0	Unimplemented: Read as '0'

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	CTMUIF	—	_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	—	—	—	—	U1EIF	FLTB1IF ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is u$			nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13	CTMUIF: CTM	MU Interrupt Fla	ag Status bit				
		equest has occ					
	-	equest has not					
bit 12-2	Unimplemen	ted: Read as '	0'				
bit 1	U1EIF: UART	1 Error Interru	ot Flag Status	bit			
	1 = Interrupt r	equest has occ	curred				
		equest has not					
bit 0		M1 Fault B Inte		atus bit ⁽¹⁾			
	•	equest has occ					
	0 = interrupt r	equest has not	occurred				

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

Note 1: This bit is not available in PIC24FJ(16/32)MC101 devices.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IE	OC2IE	IC2IE		T1IE	OC1IE	IC1IE	INTOIE			
bit 7	OULL	IOZIL		1112	OOTIL	IOTIL	bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15-14	Unimplemen	ted: Read as '	0'							
bit 13	1 = Interrupt r	Conversion C equest enable equest not ena	d	rupt Enable bit	t					
bit 12	-	T1 Transmitte		able bit						
		equest enable equest not ena								
bit 11	U1RXIE: UAF	J1RXIE: UART1 Receiver Interrupt Enable bit								
		equest enable equest not ena								
bit 10	SPI1IE: SPI1 Event Interrupt Enable bit									
		equest enable equest not ena								
bit 9	SPI1EIE: SPI1 Event Interrupt Enable bit									
		equest enable equest not ena								
bit 8	T3IE: Timer3 Interrupt Enable bit									
		equest enable equest not ena								
bit 7	T2IE: Timer2 Interrupt Enable bit									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 6	-	-		upt Enable bit						
	1 = Interrupt r	equest enable equest not ena	d							
bit 5	-	Capture Chann		Enable bit						
		equest enable equest not ena								
bit 4	Unimplemen	ted: Read as '	0'							
bit 3	T1IE: Timer1	Interrupt Enab	le bit							
		equest enable equest not ena								
bit 2	OC1IE: Output	ut Compare Ch	nannel 1 Interr	upt Enable bit						
	1 = Interrupt r 0 = Interrupt r	equest enable								

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 INTOIE: External Interrupt 0 Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0					
_	_	INT2IE	T5IE ⁽¹⁾	T4IE ⁽¹⁾		_						
bit 15		·					bit					
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
—	—	_	INT1IE	CNIE	CMPIE	MI2C1IE	SI2C1IE					
bit 7							bit					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15-14	Unimpleme	nted: Read as '	0'									
bit 13	INT2IE: Exte	ernal Interrupt 2	Enable bit									
	1 = Interrupt request enabled											
	-	0 = Interrupt request not enabled										
bit 12	T5IE: Timer5 Interrupt Enable bit ⁽¹⁾ 1 = Interrupt request has occurred											
	0 = Interrupt request has occurred											
bit 11		T4IE: Timer4 Interrupt Enable bit ⁽¹⁾										
	1 = Interrupt request has occurred											
	0 = Interrupt request has not occurred											
bit 12	T5IE: Timer5 Interrupt Enable bit ⁽¹⁾											
	1 = Interrupt request has occurred											
	-	t request has no										
bit 4	INT1IE: External Interrupt 1 Enable bit											
	1 = Interrupt request enabled											
bit 3		0 = Interrupt request not enabled										
DIL 3	CNIE: Input Change Notification Interrupt Enable bit											
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 											
hit 2	CMPIE: Comparator Interrupt Enable bit											
bit 2	1 = Interrupt request enabled											
DIL Z		i lequesi ellable	0 = Interrupt request not enabled									
DIL Z												
	0 = Interrupt		abled	nable bit								
	0 = Interrupt MI2C1IE: I2 1 = Interrupt	t request not ena	abled its Interrupt Er d	nable bit								
bit 1	0 = Interrupt MI2C1IE: I2 1 = Interrupt 0 = Interrupt	t request not ena C1 Master Even t request enable	abled its Interrupt Er d abled									
bit 1 bit 0	0 = Interrupt MI2C1IE: I2 1 = Interrupt 0 = Interrupt SI2C1IE: I2 1 = Interrupt	t request not ena C1 Master Even t request enable t request not ena	abled its Interrupt Er d abled s Interrupt Ena d									

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—		—	_	—		_	—	
bit 15							bit 8	
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
—	—	IC3IE	—	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable I	oit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				
bit 15-6 Unimplemented: Read as '0'								

REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

Dit 15-0	Onimplemented. Read as 0
bit 5	IC3IE: Input Capture Channel 3 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 4-0	Unimplemented: Read as '0'

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	U-0
FLTA1IE	RTCCIE	—	_	_		PWM1IE	_
bit 15	·						bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7	·					· · · · ·	bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			own

bit 15	FLTA1IE: PWM1 Fault A Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 14	RTCCIE: RTCC Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 13-10	Unimplemented: Read as '0'
bit 9	PWM1IE: PWM1 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 8-0	Unimplemented: Read as '0'

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
—	—	CTMUIE	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
		<u> </u>	—	<u> </u>	<u> </u>	U1EIE	FLTB1IE ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is u		x = Bit is unk	nown	
bit 15-14	Unimplemen	ted: Read as '	0'					
bit 13	CTMUIE: CTI	MU Interrupt Er	nable bit					
		request enabled						
	0 = Interrupt i	request not ena	abled					
bit 12-2	Unimplemen	ted: Read as '	0'					
bit 1	U1EIE: UART	T1 Error Interru	pt Enable bit					
		request enabled						
	=	request not ena						
bit 0		/M1 Fault B Inte		e bit ⁽¹⁾				
		request has occ request has not						
		iequest nas noi						

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

Note 1: This bit is not available in PIC24FJ(16/32)MC101 devices.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		T1IP<2:0>		—		OC1IP<2:0>						
bit 15							bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		IC1IP<2:0>		—		INT0IP<2:0>						
bit 7					1		bit					
Legend:												
R = Readab	le bit	W = Writable I	oit	U = Unimplei	mented bit, rea	ad as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	Unimpleme	ented: Read as 'o)'									
bit 14-12	T1IP<2:0>:	T1IP<2:0>: Timer1 Interrupt Priority bits										
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)								
	•	•										
	•											
		upt is priority 1										
		upt source is disa										
bit 11	Unimplemented: Read as '0'											
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits											
	 111 = Interrupt is priority 7 (highest priority interrupt) 											
	•											
	•											
		upt is priority 1										
		upt source is disa										
bit 7	-	ented: Read as '0										
bit 6-4	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
		001 = Interrupt is priority 1										
		upt source is disa										
bit 3	-	ented: Read as '0										
bit 2-0		>: External Interr										
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)								
	•											
	•											
		upt is priority 1 upt source is disa										

REGISTER 7-15: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		T2IP<2:0>		—	OC2IP<2:0>				
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
		IC2IP<2:0>		—		—			
bit 7							bit 0		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown		
bit 15	Unimpleme	nted: Read as '	כי						
bit 14-12		Fimer2 Interrupt	-						
	111 = Interru	upt is priority 7 (I	highest priorit	y interrupt)					
	•								
	•								
		upt is priority 1 upt source is dis	abled						
bit 11	Unimpleme	nted: Read as '	כ'						
bit 10-8		: Output Compa		-	ity bits				
	111 = Interru	upt is priority 7 (I	highest priorit	y interrupt)					
	•								
	•								
		upt is priority 1							
	000 = Interru	000 = Interrupt source is disabled Unimplemented: Read as '0'							
bit 7		-							
bit 7 bit 6-4	Unimpleme	nted: Read as '	כי	errupt Priority b	its				
	Unimpleme IC2IP<2:0>:	-)' Channel 2 Inte		its				
	Unimpleme IC2IP<2:0>:	nted: Read as '(Input Capture C)' Channel 2 Inte		its				
	Unimpleme IC2IP<2:0>:	nted: Read as '(Input Capture C)' Channel 2 Inte		its				
	Unimplemen IC2IP<2:0>: 111 = Interru • •	nted: Read as '(Input Capture C upt is priority 7 (I)' Channel 2 Inte		its				
	Unimplement IC2IP<2:0>: 111 = Interror • • • • • • • • • • •	nted: Read as '(Input Capture C	₀ ' Channel 2 Inte highest priorit		its				

REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		U1RXIP<2:0>		_		SPI1IP<2:0>			
bit 15							bit		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		SPI1EIP<2:0>		_		T3IP<2:0>			
bit 7							bit		
Legend:									
R = Readabl	e bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15	Unimpleme	ented: Read as 'o)'						
bit 14-12	U1RXIP<2:	0>: UART1 Rece	iver Interrupt	t Priority bits					
	111 = Inter	rupt is priority 7 (ł	nighest priori	ty interrupt)					
	•								
	•								
	001 = Inter	rupt is priority 1							
	000 = Inter	rupt source is disa	abled						
bit 11	Unimplemented: Read as '0'								
bit 10-8	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)								
	111 = Inter	rupt is priority 7 (ł	nighest priori	ty interrupt)					
	•								
	•								
		rupt is priority 1 rupt source is disa	abled						
bit 7		ented: Read as 'd							
bit 6-4	-	:0>: SPI1 Error In		ity bits					
		rupt is priority 7 (I		-					
	•								
	•								
	• 001 = Inter	rupt is priority 1							
		rupt source is disa	abled						
bit 3	Unimpleme	ented: Read as 'o)'						
bit 2-0	T3IP<2:0>:	Timer3 Interrupt	Priority bits						
	111 = Inter	rupt is priority 7 (ł	nighest priori	ty interrupt)					
	•								
	•								
	0.01 Inter								
	001 = 1000	rupt is priority 1							

REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—	—	—		—	—				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		AD1IP<2:0>		—		U1TXIP<2:0>					
bit 7							bit 0				
Legend:											
R = Readabl	e bit	W = Writable b	oit	U = Unimplei	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	D' = Bit is cleared $x = Bit is$		nown				
			. 1								
bit 15-7	-	nted: Read as '0									
bit 6-4		: ADC1 Convers	•	•	rity bits						
	111 = Interr	upt is priority 7 (ł	highest priorit	ty interrupt)							
	•										
	•										
		upt is priority 1									
	000 = Interr	upt source is disa	abled								
bit 3	Unimpleme	nted: Read as '0)'								
bit 2-0	U1TXIP<2:0	>: UART1 Trans	mitter Interru	pt Priority bits							
	111 = Interre	111 = Interrupt is priority 7 (highest priority interrupt)									
	•	•									
	•										
	0.01 = Intern	upt is priority 1									
		upt source is disa	abled								
		•									

REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		CNIP<2:0>				CMPIP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		MI2C1IP<2:0>		_		SI2C1IP<2:0>					
bit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable b	oit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown				
bit 15	Unimpleme	ented: Read as '0)'								
bit 14-12	CNIP<2:0>:	CNIP<2:0>: Change Notification Interrupt Priority bits									
	111 = Interr	upt is priority 7 (h	nighest priorit	y interrupt)							
	•										
	•										
		upt is priority 1									
		upt source is disa									
bit 11	Unimplemented: Read as '0'										
bit 10-8	CMPIP<2:0>: Comparator Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	111 = Interr	upt is priority 7 (h	nighest priorit	y interrupt)							
	•										
	•										
		upt is priority 1 upt source is disa	abled								
bit 7	Unimpleme	ented: Read as '0)'								
bit 6-4	MI2C1IP<2:0>: I2C1 Master Events Interrupt Priority bits										
	111 = Interr	upt is priority 7 (h	nighest priorit	y interrupt)							
	•	•									
	•										
	001 = Interr	upt is priority 1									
		upt source is disa	abled								
bit 3	Unimpleme	ented: Read as '0)'								
bit 2-0	SI2C1IP<2:	. SI2C1IP<2:0>: I2C1 Slave Events Interrupt Priority bits									
	111 = Interr	upt is priority 7 (h	nighest priorit	y interrupt)							
	•										
	•										
	001 = Interr	upt is priority 1									

REGISTER 7-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
—	—	—	_	—		INT1IP<2:0>		
bit 7		•					bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknow			nown	
bit 15-3	Unimplemen	ted: Read as ')'					
bit 2-0	INT1IP<2:0>:	External Interr	upt 1 Priority I	oits				
	111 = Interrupt is priority 7 (highest priority interrupt)							

- - 001 = Interrupt is priority 1 000 = Interrupt source is disabled


REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		T4IP<2:0>(1)		_	_	_	
bit 15	iit 15					bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—			—
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
-n = Value at POR		'1' = Bit is set	'1' = Bit is set		ared	x = Bit is unkr	nown
bit 15	Unimpleme	nted: Read as '	כ'				
bit 14-12	T4IP<2:0>:	Timer4 Interrupt	Priority bits ⁽¹)			
	111 = Interr	upt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
	• 001 Interr	unt in priority 1					
		upt is priority 1 upt source is dis	ablad				
h:: 44 0		-					
bit 11-0	Unimpleme	nted: Read as ')'				

Note 1: This bit is available in PIC24FJ32MC101/102/104 devices only.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	_	_		—	—				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		INT2IP<2:0>				T5IP<2:0> ⁽¹⁾					
pit 7							bit C				
Legend:											
R = Readable bit $W = Writable bit$				U = Unimplei	mented bit, rea	d as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown				
oit 15-7	Unimpleme	nted: Read as '	0'								
oit 6-4	INT2IP<2:0	External Interior	rupt 2 Priority	bits							
	111 = Interr	upt is priority 7 (highest priorit	y interrupt)							
	•										
	•										
	001 = Interr	001 = Interrupt is priority 1									
	000 = Interr	upt source is dis	abled								
oit 3	Unimpleme	nted: Read as '	0'								
oit 2-0	T5IP<2:0>:	Timer5 Interrupt	Priority bits								
	111 = Interr	upt is priority 7 (highest priorit	y interrupt)							
	•	•									
	•										
	•	upt is priority 1									
	(1) (1) $-$ interr										

REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7



REGISTER 7-23: IPC9: INTERRUPT PRIORITY CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	_	—	—	—			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
—		IC3IP<2:0>		—	—	—	—			
bit 7						•	bit 0			
Legend:										
R = Readable bit		W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-7	Unimplemen	ted: Read as '	0'							
bit 6-4	IC3IP<2:0>:	External Interru	pt 3 Priority b	its						
	111 = Interru	111 = Interrupt is priority 7 (highest priority interrupt)								

111 = Interrupt is priority 7 (highest priority interrupt)

001 = Interrupt is priority 1
000 = Interrupt source is disabled

bit 3-0 Unimplemented: Read as '0'

REGISTER 7-24: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		PWM1IP<2:0>			—	—	—
bit 7				-			bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	PWM1IP<2:0>: PWM1 Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	FLTA1IP<2:0>			<u> </u>		RTCCIP<2:0>					
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	<u> </u>	—	—	<u> </u>	_						
bit 7							bit C				
Legend:											
R = Readabl	le bit	W = Writable b	oit	U = Unimplem	nented bit, rea	d as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own				
bit 15	Unimpleme	nted: Read as '0)'								
bit 14-12	FLTA1IP<2:0>: PWM1 Fault A Interrupt Priority bits										
	111 = Interru	upt is priority 7 (h	nighest priorit	y interrupt)							
	•										
	•										
	001 = Interrupt is priority 1										
	000 = Interrupt source is disabled										
	000 = Interru	upt source is disa	abled								
bit 11		upt source is disa nted: Read as '0									
	Unimpleme	•)'	S							
	Unimpleme RTCCIP<2:(nted: Read as '0)' Ipt Priority bit								
bit 11 bit 10-8	Unimpleme RTCCIP<2:(nted: Read as 'o >: RTCC Interru)' Ipt Priority bit								
	Unimpleme RTCCIP<2:(nted: Read as 'o >: RTCC Interru)' Ipt Priority bit								
	Unimpleme RTCCIP<2:(111 = Interro • •	nted: Read as 'o >: RTCC Interru)' Ipt Priority bit								
	Unimpleme RTCCIP<2:0 111 = Interro • • • 001 = Interro	nted: Read as '0)>: RTCC Interru upt is priority 7 (h	₎ ' ıpt Priority bit nighest priorit								

REGISTER 7-25: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_			—	—	—	—	_				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
—		U1EIP<2:0>		—		FLTB1IP<2:0> ⁽¹)				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-7	Unimpleme	nted: Read as '	0'								
bit 6-4	U1EIP<2:0>	U1EIP<2:0>: UART1 Error Interrupt Priority bits									
	111 = Interr	11 = Interrupt is priority 7 (highest priority interrupt)									
	•	·									
	•	•									
	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 3	Unimpleme	nted: Read as '	0'								
bit 2-0	FLTB1IP<2:	0>: PWM1 Faul	t B Interrupt F	Priority bits ⁽¹⁾							
		111 = Interrupt is priority 7 (highest priority interrupt)									
	•										
	•										
	•										
		upt is priority 1									
	000 = Interr	upt source is dis	abled								

REGISTER 7-26: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

Note 1: This bit is available in PIC24FJ(16/32)MC102/104 devices only.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	_	—	_	—	_	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
_		CTMUIP<2:0>			_	—	_	
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15-7	Unimpleme	ented: Read as '0)'					
bit 6-4	CTMUIP<2:	0>: CTMU Interr	upt Priority bi	its				
	111 = Interr	upt is priority 7 (ł	nighest priorit	ty interrupt)				
	•							
	•							
	•							
		upt is priority 1						
		upt source is disa						
bit 3-0	Unimpleme	ented: Read as ')'					

REGISTER 7-27: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0				
	—	—	—		ILF	R<3:0>					
bit 15							bit 8				
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
—				VECNUM<6:0	>						
bit 7							bit 0				
Legend:											
R = Readabl	e bit	W = Writable b	oit	U = Unimplem	ented bit, re	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
bit 15-12	Unimpleme	nted: Read as '0	,								
bit 11-8	ILR<3:0>: N	ew CPU Interrup	t Priority Lev	vel bits							
	1111 = CPU	Interrupt Priority	Level is 15								
	•										
	•										
	0001 = CPU	Interrupt Priority	Level is 1								
		Interrupt Priority									
bit 7	Unimpleme	nted: Read as '0	,								
bit 6-0	VECNUM<6	:0>: Vector Num	ber of Pendii	ng Interrupt bits							
	0111111 =	0111111 = Interrupt Vector pending is number 135									
	•										
	•										
	• 0000001 — I	nterrupt Vector p	endina is nu	mher 9							
		nterrupt Vector p	0								
		1 · · · ·	0								

REGISTER 7-28: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- 2. Select the user-assigned priority level for the interrupt source by writing the control bits into the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development tool suite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, program will re-enter the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

8.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Oscillator" (DS39700) in the "PIC24F Family Reference Manual", which is available the web from Microchip site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip 4x Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection

A simplified diagram of the oscillator system is shown in Figure 8-1.




FIGURE 8-1: OSCILLATOR SYSTEM DIAGRAM

doze ratio of 1:2 or lower.

8.1 CPU Clocking System

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices provide seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with 4x PLL
- Primary (MS, HS or EC) Oscillator
- Primary Oscillator with 4x PLL
- Secondary (LP) Oscillator
- Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

8.1.1 SYSTEM CLOCK SOURCES

8.1.1.1 Fast RC

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The FRC frequency depends on the FRC accuracy (see Table 26-18) and the value of the FRC Oscillator Tuning register (see Register 8-3).

8.1.1.2 Primary

The primary oscillator can use one of the following as its clock source:

- MS (Crystal): Crystals and ceramic resonators in the range of 4 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 32 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): The external clock signal is directly applied to the OSC1 pin.

8.1.1.3 Secondary

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

8.1.1.4 Low-Power RC

The Low-Power RC (LPRC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

8.1.1.5 PLL

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip 4x Phase-Locked Loop (PLL) to provide faster output frequencies for device operation. PLL configuration is described in Section 8.1.3 "PLL Configuration".

8.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 23.1 "Configuration Bits" for further details.) The Initial Oscillator Configuration Selection bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 8-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 8-1: DEVICE OPERATING FREQUENCY

 $FCY = \frac{FOSC}{2}$

8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip 4x PLL to obtain higher speeds of operation.

For example, suppose a 8 MHz crystal is being used with the selected oscillator mode of MS with PLL. This provides a Fosc of 8 MHz * 4 = 32 MHz. The resultant device operating speed is 32/2 = 16 MIPS.

EQUATION 8-2: MS WITH PLL MODE EXAMPLE

$$FCY = \frac{FOSC}{2} = \frac{1}{2} (8000000 \ 4) = 16 \text{ MIPS}$$

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-n (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (Sosc)	Secondary	xx	100	1
Primary Oscillator (MS) with PLL (MSPLL)	Primary	01	011	—
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	—
Primary Oscillator (MS)	Primary	01	010	—
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator (FRC) with Divide-by-n and PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y	
_		COSC<2:0>		_		NOSC<2:0>(2)		
pit 15							bit	
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0	
CLKLOCK	IOLOCK	LOCK	_	CF	—	LPOSCEN	OSWEN	
pit 7							bit	
_egend:		y = Value set f	rom Configur	ation bits on P	OR	C = Clea	rable bit	
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, rea	d as '0'		
n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own	
bit 15	Unimplemen	nted: Read as '0)'					
oit 14-12	111 = Fast R 110 = Fast R 101 = Low-P 100 = Secon 011 = Primar 010 = Primar 001 = Fast R	Current Oscilla C Oscillator (FF C Oscillator (FF ower RC Oscilla dary Oscillator (y Oscillator (MS y Oscillator (MS C Oscillator (FF C Oscillator (FF	C) with Divid C) with Divid ttor (LPRC) Sosc) S, EC) with PL S, HS, EC) C) with Divid	e-by-n e-by-16 L		LL)		
pit 11		ted: Read as '0						
oit 10-8	NOSC<2:0>: New Oscillator Selection bits ⁽²⁾ 111 = Fast RC Oscillator (FRC) with Divide-by-n 110 = Fast RC Oscillator (FRC) with Divide-by-16 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (Sosc) 011 = Primary Oscillator (MS, EC) with PLL 010 = Primary Oscillator (MS, HS, EC) 001 = Fast RC Oscillator (FRC) with Divide-by-n and PLL (FRCPLL) 000 = Fast RC Oscillator (FRC)							
bit 7	If clock switch 1 = Clock sw	Clock Lock Enab hing is enabled vitching is disabl	and FSCM is ed, system cl	ock source is	locked		g	
pit 6	 0 = Clock switching is enabled, system clock source can be modified by clock switching IOLOCK: Peripheral Pin Select Lock bit 1 = Peripherial pin select is locked, write to peripheral pin select registers not allowed 0 = Peripherial pin select is not locked, write to peripheral pin select registers allowed 							
bit 5	1 = Indicates	Lock Status bit (s that PLL is in le s that PLL is out	ock, or PLL st	•		L is disabled		
bit 4	Unimplemen	nted: Read as 'o)'					
bit 3	1 = FSCM ha	il Detect bit (rea as detected cloc as not detected	k failure	plication)				
pit 2	Unimplemen	nted: Read as '0)'					

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 1	LPOSCEN: Secondary (LP) Oscillator Enable bit
	1 – Enable Secondary Oscillator

1 = Enable Secondary Oscillator
 0 = Disable Secondary Oscillator

bit 0 **OSWEN:** Oscillator Switch Enable bit

- 1 =Request oscillator switch to selection specified by NOSC<2:0> bits
- 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS39700) in the "PIC24F Family Reference Manual" for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
ROI	DOZE<2:0> ^(2,3)			DOZEN ^(1,2,3) FRCDIV<2:0>						
bit 15							bit			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	_	_		—		_				
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable b	it	U = Unimpleme	ented bit, read	l as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unkr	nown			
bit 15		er on Interrupt bit	07511.1	1.0						
	 1 = Interrupts will clear the DOZEN bit and the processor clock/peripheral clock ratio is set to 1:1 0 = Interrupts have no effect on the DOZEN bit 									
bit 14-12	DOZE<2:0>: Processor Clock Reduction Select bits ^(2,3)									
	111 = Fcy/128									
	110 = Fcy/64									
	101 = Fcy/32									
	100 = Fcy/16									
	011 = Fcy/8 (default) 010 = Fcy/4									
	010 = FCY/4 001 = FCY/2									
	000 = FCY/1									
bit 11	DOZEN: DOZE Mode Enable bit ^(1,2,3)									
	1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor clocks									
	0 = Processor clock/peripheral clock ratio forced to 1:1									
bit 10-8	FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits									
	111 = FRC divide by 256									
	110 = FRC divide by 64									
	101 = FRC divide by 32									
	100 = FRC divide by 16 011 = FRC divide by 8									
	011 = FRC divide by 8 010 = FRC divide by 4									
	001 = FRC									
	000 = FRC	divide by 1 (defau	ılt)							
bit 7-0	Unimpleme	ented: Read as '0	,							
Note 1: This	s bit is cleared	d when the ROI bi	t is set and	an interrupt occur	s.					

REGISTER 8-2: CLKDIV: CLOCK DIVISOR REGISTER

- 2: If DOZEN = 1, writes to DOZE<2:0> are ignored.
 - **3:** If DOZE<2:0> = 000, the DOZEN bit cannot be set by the user; writes are ignored.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

REGISTER 8-3: OSCTUN: FRC OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—		_	—		_		—			
bit 15							bit			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—	– TUN<5:0> ⁽¹⁾								
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-6		ted: Read as '								
bit 5-0		TUN<5:0>: FRC Oscillator Tuning bits ⁽¹⁾								
		enter frequency								
	011110 = C e	enter frequency	+11.25% (8.2)	0 MHz)						
	•									
	•									
	•									
	000001 = Center frequency +0.375% (7.40 MHz)									
	000000 = Center frequency (7.37 MHz nominal)									
	111111 = Center frequency -0.375% (7.345 MHz)									
	•									
	•									
	•									
		enter frequency enter frequency								

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

8.2 Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC, and LPRC) under software control at any time. To limit the possible side effects of this flexibility, PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (MS, HS, and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

8.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 23.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

8.2.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: Refer to Section 6. "Oscillator" (DS39700) in the "PIC24F Family Reference Manual" for details.

8.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

9.0 POWER-SAVING FEATURES

- **Note 1:** This data sheet summarizes the features the PIC24FJ16MC101/102 of and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer (WDT)" (DS39697) and Section "Power-Saving 10. Features" (DS39698) in the "PIC24F Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 8.0 "Oscillator Configuration".

9.2 Instruction-Based Power-Saving Modes

PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

9.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled
- The LPRC clock continues to run in Sleep mode if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals may continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled

The device will wake-up from Sleep mode on any of the these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP_MODE; Put the device into SLEEP modePWRSAV#IDLE_MODE; Put the device into IDLE mode

9.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions
- The WDT is automatically cleared
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER-SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

9.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this may not be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the UART module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the UART module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

9.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific PIC24FXXXX variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
T5MD ⁽¹⁾	T4MD ⁽¹⁾	T3MD	T2MD	T1MD	_	PWM1MD	_
bit 15							bit
R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0
I2C1MD	—	U1MD		SPI1MD		—	AD1MD ⁽²⁾
bit 7						I	bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	emented bit,	read as '0'	
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cl	eared	x = Bit is unkr	nown
		- Maskula Dia a	ы				
bit 15		5 Module Disa					
		odule is disabl odule is enable					
bit 14		4 Module Disa					
		odule is disabl					
		odule is enable					
bit 13	T3MD: Timer	3 Module Disa	ble bit				
	1 = Timer3 m	odule is disabl	ed				
	0 = Timer3 m	odule is enable	ed				
bit 12	T2MD: Timer2 Module Disable bit						
	1 = Timer2 module is disabled						
		odule is enable					
bit 11	T1MD: Timer1 Module Disable bit						
		odule is disabl					
bit 10		odule is enable					
	-	ted: Read as ' WM1 Module [
bit 9							
		odule is disable odule is enable					
bit 18		ted: Read as '					
bit 7	-	1 Module Disa					
		lule is disabled					
		lule is enabled					
bit 6	Unimplemen	ted: Read as '	0'				
bit 5	U1MD: UART	1 Module Disa	able bit				
		odule is disab					
	0 = UART1 m	odule is enabl	ed				
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	SPI1MD: SPI	1 Module Disa	ble bit				
		lule is disabled					
	0 = SPI1 mod	lule is enabled					
bit 2-1		ted: Read as '					
bit 0	AD1MD: AD0	C1 Module Disa	able bit ⁽²⁾				
		dule is disable					
	0 = ADC1 mc	dule is enable	h				

Note 1: This bit is available in PIC24FJ32MC101/102/104 devices only.

2: PCFGx bits have no effect if the ADC module is disabled by setting this bit. When the bit is set, all port pins that have been multiplexed with ANx will be in Digital mode.

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
—	_	_	—	—	IC3MD	IC2MD	IC1MD	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
		_		—		OC2MD	OC1MD	
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown	
bit 15-11 bit 10	•	ted: Read as ' Capture 3 Mo		:+				
	1 = Input Cap	oture 3 module oture 3 module	is disabled	n				
bit 9	1 = Input Cap	Capture 2 Mo oture 2 module oture 2 module	is disabled	it				
bit 8		Capture 1 Mo		it				
		oture 1 module oture 1 module						
bit 7-2	Unimplemen	ted: Read as '	0'					
bit 1	1 = Output Co	OC2MD: Output Compare 2 Module Disable bit 1 = Output Compare 2 module is disabled						
bit 0	1 = Output Co	 1 = Output Compare 2 module is disabled 0 = Output Compare 2 module is enabled OC1MD: Output Compare 1 Module Disable bit 1 = Output Compare 1 module is disabled 0 = Output Compare 1 module is enabled 						

REGISTER	EGISTER 9-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3							
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	
—	_	—	—	—	CMPMD	RTCCMD		
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	—	—	—	_	—		
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown			
bit 15-11	Unimplemer	nted: Read as '	o'					

DIL 10-11	Unimplemented. Read as 0
bit 10	CMPMD: Comparator Module Disable bit
	 1 = Comparator module is disabled 0 = Comparator module is enabled
bit 9	RTCCMD: RTCC Module Disable bit
	1 = RTCC module is disabled0 = RTCC module is enabled
bit 8-0	Unimplemented: Read as '0'

PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4 **REGISTER 9-4:**

					•••••		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
—	—	—	—	—	CTMUMD	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4 Unimplemented: Read as '0'

bit 3 CTMUMD: CTMU Module Disable bit

1 = CTMU module is disabled

0 = CTMU module is enabled

bit 2-0 Unimplemented: Read as '0'

NOTES:

10.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "I/O Ports with Peripheral Pin Select (PPS)" (DS39711) in the "PIC24F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR, and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are


provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. This means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





10.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT, and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See "**Pin Diagrams**" for the available pins and their functionality.

10.2 Configuring Analog Port Pins

The AD1PCFG and TRIS registers control the operation of the analog-to-digital port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

10.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP. An demonstration is shown in Example 10-1.

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MO	V 0xFF00, W0	; Configure PORTB<15:8> as inputs
MO	V W0, TRISBB	; and PORTB<7:0> as outputs
NO	P	; Delay 1 cycle
bt	ss PORTB, #13	; Next Instruction

10.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices to generate interrupt requests to the processor in response to a changeof-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 31 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

10.4 Peripheral Pin Select

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

10.4.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 16 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

10.4.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

10.4.2.1 Input Mapping


The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-10). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 10-2 Illustrates remappable pin selection for U1RX input.

Note:	For input mapping only, the Peripheral Pin
	Select (PPS) functionality does not have
	priority over the TRISx settings. There-
	fore, when configuring the RPx pin for
	input, the corresponding bit in the TRISx
	register must also be configured for input
	(i.e., set to '1').

FIGURE 10-2: REMAPPABLE MUX

INPUT FOR U1RX



Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0> ⁽²⁾
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0> ⁽²⁾
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 3	IC3	RPINR8	IC3R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
SDI1 SPI Data Input 1	SDI1	RPINR20	SDI1R<4:0> ⁽²⁾
SCK1 SPI Clock Input 1	SCK1	RPINR20	SCK1R<4:0> ⁽²⁾
SPI1 Slave Select Input	SS1	RPINR21	SS1R<4:0>

TABLE 10-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)⁽¹⁾

Note 1: Unless otherwise noted, all inputs use the Schmitt input buffers.

2: These bits are available in PIC24FJ32MC101/102/104 devices only.


10.4.2.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 10-11 through Register 10-18). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 10-2 and Figure 10-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.

FIGURE 10-3:

MULTIPLEXING OF REMAPPABLE OUTPUT FOR RPn



Function	RPnR<4:0>	Output Name
NULL	00000	RPn tied to default port pin
C1OUT	00001	RPn tied to Comparator 1 Output
C2OUT	00010	RPn tied to Comparator 2 Output
U1TX	00011	RPn tied to UART1 Transmit
U1RTS	00100	RPn tied to UART1 Ready To Send
SCK1	01000	RPn tied to SPI Clock ⁽¹⁾
SDO1	00111	RPn tied to SPI Data Output ⁽¹⁾
SS1	01001	RPn tied to SPI1 Slave Select Output
OC1	10010	RPn tied to Output Compare 1
OC2	10011	RPn tied to Output Compare 2
CTPLS	11101	RPn tied to CTMU Pulse Output
C3OUT	11110	RPn tied to Comparator 3 Output

TABLE 10-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

Note 1: This function is available in PIC24FJ32MC101/102/104 devices only.

10.4.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit pin select lock

10.4.3.1 Control Register Lock Sequence

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Note:	MPLAB [®] C30 provides built-in C							
	language functions for unlocking the							
	OSCCON register:							
	builtin_write_OSCCONL(value)							
	builtin_write_OSCCONH(value)							
	See MPLAB IDE Help for more information.							

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

10.4.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset will be triggered.

10.4.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (FOSC<IOL1WAY>) configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

10.5 I/O Helpful Tips

- In some cases, certain pins as defined in Table 26-10 under "Injection Current", have internal protection diodes to VDD and VSS. The term "Injection Current" is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with nominal VDD with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- I/O pins that are shared with any analog input pin, 2. (i.e., ANx), are always analog pins by default after any reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a '0' regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the analog pin configuration registers in the ADC module, (i.e., ADxPCFGL, AD1PCFGH), by setting the appropriate bit that corresponds to that I/O port pin to a '1'. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as a digital I/O pin for that pin to function as a digital I/O pin.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-toright. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

- 4. Each CN pin has a configurable internal weak pull-up resistor. The pull-ups act as a current source connected to the pin, and eliminates the need for external resistors in certain applications. The internal pull-up is to ~(VDD-0.8) not VDD. This is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH and at or below the VOL levels. However, for LEDs unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of the data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 26.0 "Electrical Characteristics" for additional information.

10.6 I/O Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en554339

10.6.1 KEY RESOURCES

- Section 12. "I/O Ports with Peripheral Pin Select (PPS)" (DS39711)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related PIC24F Family Reference Manual Sections
- Development Tools

10.7 Peripheral Pin Select Registers

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 family of devices implement 21 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (13)
- Output Remappable Peripheral Registers (8)

Note: Input and Output Register values can only be changed if OSCCON<IOLOCK> = 0. See Section 10.4.3.1 "Control Register Lock Sequence" for a specific command sequence.

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			INT1R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	_	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

```
bit 12-8 INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the corresponding RPn pin

11111 = Input tied Vss

11110 = Reserved

.

.

11010 = Reserved

11001 = Input tied to RP25

.

.

00001 = Input tied to RP1

00000 = Input tied to RP0

bit 7-0 Unimplemented: Read as '0'
```

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
0-0	0-0		0-0	0-0	0-0	0-0	0-0		
	_	_	_	_	—				
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—	—	- INT2R<4:0>							
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-5	Unimplemer	nted: Read as '	0'						
bit 4-0	-			(INTR2) to the	corresponding F	RPn pin			
	11111 = Inp			()	5	,			
	11110 = Res								
	•								
	11010 = Res	anuad							
		ut tied to RP25							
		ut tied to RP1							
	00000 = Inp	ut tied to RP0							

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		—			T3CKR<4:0	>	
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		—			T2CKR<4:0	>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable bit		U = Unimple	mented bit, rea	ıd as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-13	Unimplemen	nted: Read as '0'					
bit 12-8	T3CKR<4:0>	Assign Timer3 Ex	ternal Clo	ck (T3CK) to t	he correspond	ing RPn pin	
	11111 = I npu	ut tied Vss					
	11110 = Res	served					
	•						
	11010 = Res						
	11001 = Inpu	ut tied to RP25					
	•						
	00001 = Inpu						
	00000 = Inpu						
bit 7-5	-	nted: Read as '0'					
bit 4-0		Assign Timer2 Ex	ternal Clo	ck (T2CK) to t	the correspond	ing RPn pin	
	11111 = Inpu						
	11110 = Res	served					
	11010 = Res						
	11001 = Inpu	ut tied to RP25					
	00001 = Inpu 00000 = Inpu						
	00000 = 1000						

REGISTER 10-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			T5CKR<4:0>(1)	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_	_			T4CKR<4:0>(•,	L : 4
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable bi	t	U = Unimpler	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemer	nted: Read as '0'					
bit 12-8	T5CKR<4:0>	Assign Timer3	External Clo	ock (T5CK) to th	ne correspondi	ng RPn pin ⁽¹⁾	
	11111 = Inpu						
	11110 = Res	served					
	•						
	11010 = Res	served					
	11001 = Inp u	ut tied to RP25					
	•						
	•						
	00001 = Inpu	ut tied to RP1					
		ut tied to RP0					
bit 7-5	Unimplemer	nted: Read as '0'					
bit 4-0	T4CKR<4:0>	-: Assign Timer2	External Clo	ock (T4CK) to th	ne correspondi	ng RPn pin ⁽¹⁾	
	11111 = I npu						
	11110 = Res	served					
	•						
	11010 = Res	served					
	11001 = Inp u	ut tied to RP25					
	•						
	•						
	00001 = Inpu	ut tied to RP1					

REGISTER 10-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4



U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	_			IC2R<4:0>		
bit 15							bit a
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
					IC1R<4:0>		
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-13	-	ted: Read as '					
bit 12-8		Assign Input Ca	pture 2 (IC2)	to the correspo	onding RPn pir	ı	
	11111 = Inpu						
	11110 = Res	erved					
	11010 = Res	erved It tied to RP25					
	•						
	00001 = Inpu	it find to PD1					
	000001 = Inpu						
bit 7-5	-	ted: Read as '	0'				
bit 4-0	-	Assign Input Ca		to the correspo	onding RPn pir	ı	
	11111 = I npu		,	·	0 1		
	11110 = Res	erved					
	•						
	•						
	11010 = Res	erved					
	11001 = Inpu	ut tied to RP25					
	•						
	00001 = Inpu	ut tied to RP1					

REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
0-0	0-0		0-0	0-0	0-0	0-0	0-0		
 bit 15		_	_	_			bit 8		
DIL 15							DIL O		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_	_	_	IC3R<4:0>						
bit 7							bit 0		
Legend:									
R = Readable bit $W = Writable bit$				U = Unimplemented bit, read as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown		
bit 15-5	Unimplemer	nted: Read as '	0'						
bit 4-0	IC3R<4:0>: /	Assign Input Ca	pture 3 (IC3)	to the correspo	onding pin RPn	pin			
	11111 = I npu								
	11110 = Res	served							
	•								
	11010 = Res	served							
	11001 = Inp	ut tied to RP25							
	• 00001 – Inn	ut tied to RP1							
		ut tied to RP0							
	··· •·								

REGISTER 10-6: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

REGISTER 10-7: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	_	_	_	_	_	—	—		
bit 15	·						bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—	— — OCFAR<4:0>								
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	e bit	U = Unimplemented bit, read as '0'					
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unk	nown		
bit 15-5	Unimplemer	nted: Read as	'0'						
bit 4-0	OCFAR<4:0	>: Assign Outp	out Capture A (OCFA) to the o	corresponding R	Pn pin			
	11111 = Inp	ut tied Vss							
	11110 = Re s	served							
	•								
	•								
	11010 = Res	convod							
		ut tied to RP25							
	-								
		ut tied to RP1							
	00000 = Inp	ut tied to RP0							

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			U1CTSR<4:0	>	
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			U1RXR<4:0	>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable bit		U = Unimpler	nented bit, rea	d as '0'	
n = Value at POR '1' = Bit is s				'0' = Bit is cle		x = Bit is unkr	iown
bit 15-13	Unimplemer	nted: Read as '0'					
bit 12-8	U1CTSR<4:0	0>: Assign UART1	Clear to Se	end (U1CTS) t	o the correspo	nding RPn pin	
	11111 = Inp	-		. ,		c .	
	11110 = Res	served					
	•						
	•						
	11010 = Res	served					
	11001 = Inp	ut tied to RP25					
	•						
	00001 = Inpu	ut tied to RP1					
	00000 = Inpu	ut tied to RP0					
bit 7-5	Unimplemer	nted: Read as '0'					
bit 4-0	U1RXR<4:0>	Assign UART1 F	Receive (U ²	RX) to the co	rresponding RI	Pn pin	
	11111 = Inpu						
	11110 = Res	served					
	11110 = Res •	served					
	11110 = Res	served					
	11110 = Res 11010 = Res						
	11010 = Res						
	11010 = Res	served					
	11010 = Res	served					
	11010 = Res 11001 = Inpu	served					

REGISTER 10-8: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0 —	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—					10,00 1	
			SCK1F	R<5:0> ⁽¹⁾		
						bit
			=			
U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			SDI1F	<5:0> ⁽¹⁾		
						bit
bit	W = Writable k	oit	U = Unimpler	mented bit, rea	ad as '0'	
OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
=						
SCK1SR<5:	0>: Assign SPI1	Clock Input (SCK1IN) to the	e correspondir	ng RPn pin ⁽¹⁾	
11111 = Inp	ut tied Vss					
11110 = Re s	served					
•						
•						
Unimpleme	nted: Read as '0)'				
SDI1R<5:0>	: Assign SPI1 D	ata Input (SD	11) to the corre	sponding RPr	n pin ⁽¹⁾	
		I X	,	1 0		
11001 = Inp	ut tied to RP25					
•						
•						
• 00001 – Inn	ut tied to RP1					
	OR Unimplement SCK1SR<5: 11111 = Inp 1110 = Res 1000 = Res 00001 = Inp 00000 = Inp Unimplement SD11R<5:0> 11111 = Inp 11110 = Res	OR '1' = Bit is set Unimplemented: Read as '0 SCK1SR<5:0>: Assign SPI1 11111 = Input tied VSS 11110 = Reserved	OR '1' = Bit is set Unimplemented: Read as '0' SCK1SR<5:0>: Assign SPI1 Clock Input (11111 = Input tied VSS 11110 = Reserved 11010 = Reserved 11001 = Input tied to RP15 00001 = Input tied to RP1 00000 = Input tied to RP0 Unimplemented: Read as '0' SD1R<5:0>: Assign SPI1 Data Input (SD 11111 = Input tied VSS 11110 = Reserved 11010 = Reserved 11011 = Input tied to RP25	bit W = Writable bit U = Unimpler OR '1' = Bit is set '0' = Bit is cle Unimplemented: Read as '0' SCK1SR<5:0>: Assign SPI1 Clock Input (SCK1IN) to the 1111 = Input tied VSS 1110 = Reserved 11010 = Reserved 11011 = Input tied to RP25 00001 = Input tied to RP1 00000 = Input tied to RP0 Unimplemented: Read as '0' SDI1R<5:0>: Assign SPI1 Data Input (SDI1) to the correct 1111 = Input tied VSS 11110 = Reserved 1010 = Reserved 11010 = Reserved	bit W = Writable bit U = Unimplemented bit, rea OR '1' = Bit is set '0' = Bit is cleared Unimplemented: Read as '0' SCK1SR<5:0>: Assign SPI1 Clock Input (SCK1IN) to the correspondin 11111 = Input tied Vss 11110 = Reserved 11010 = Reserved 11010 = Reserved 10001 = Input tied to RP1 00001 = Input tied to RP1 00000 = Input tied to RP0 Unimplemented: Read as '0' SDI1R<5:0>: Assign SPI1 Data Input (SDI1) to the corresponding RPr 11111 = Input tied Vss 11110 = Reserved 11010 = Reserved 11010 = Reserved 11010 = Reserved 00001 = Input tied to RP25 00001 = Input tied to RP25	bit W = Writable bit U = Unimplemented bit, read as '0' OR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr Unimplemented: Read as '0' SCK1SR<5:0>: Assign SPI1 Clock Input (SCK1IN) to the corresponding RPn pin ⁽¹⁾ 11111 = Input tied VSS 11110 = Reserved 11010 = Reserved 11001 = Input tied to RP1 00001 = Input tied to RP1 00000 = Input tied to RP0 Unimplemented: Read as '0' SDIR<5:0>: Assign SPI1 Data Input (SDI1) to the corresponding RPn pin ⁽¹⁾ 11111 = Input tied VSS 11100 = Reserved

REGISTER 10-9: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	_	—	—	_	—			
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—	—	— — SS1R<4:0>							
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-5	Unimplemen	ted: Read as '	0'						
bit 4-0	SS1R<4:0>:	Assign SPI1 SI	ave Select In	put (SS1IN) to	the correspondi	ng RPn pin			
	11111 = I npu			, ,	·	5			
	11110 = Res	erved							
	11010 = Res	anuad							
		it tied to RP25							
	00001 = Inpu								
	00000 = Inpu	It tied to RP0							

REGISTER 10-10: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

REGISTER 10-11: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	—			RP1R<4:0>					
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—			RP0R<4:0>						
bit 7							bit 0			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cleared x = Bit is unknown			nown			
bit 15-13	Unimplemen	ted: Read as '	0'							
bit 12-8	RP1R<4:0>:	Peripheral Out	put Function i	s Assigned to F	RP1 Output Pir	n bits				
	(see Table 10	-2 for peripher	al function nu	mbers)						
bit 7-5	Unimplemen	ted: Read as '	0'							
bit 4-0		RP0R<4:0>: Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 10-2 for peripheral function numbers)								

REGISTER 10-12: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
0-0	0-0	0-0	R/W-U	R/W-U			R/W-0
—	—	—			RP3R<4:0> ⁽¹⁾		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP2R<4:0> ⁽¹⁾		
bit 7							bit 0
Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8**RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits⁽¹⁾
(see Table 10-2 for peripheral function numbers)bit 7-5**Unimplemented:** Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits⁽¹⁾ (see Table 10-2 for peripheral function numbers)

Note 1: These bits are not available in PIC24FJ(16/32)MC101 devices.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	—			RP5R<4:0> ⁽¹)		
bit 15	-						bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	RP4R<4:0>					
bit 7		•					bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknown			
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-8		Peripheral Outr -2 for periphera		s Assigned to F mbers)	RP5 Output Pin	bits ⁽¹⁾		
bit 7-5	Unimplemen	ted: Read as '	0'					

bit 4-0 **RP4R<4:0>:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 10-2 for peripheral function numbers)

Note 1: These bits are not available in PIC24FJ(16/32)MC101 devices.

REGISTER 10-14: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP7R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
					RP6R<4:0> ⁽¹⁾		
bit 7							bit 0

Legend:					
R = Readable bit W = Writable bit		U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits⁽¹⁾ (see Table 10-2 for peripheral function numbers)

Note 1: These bits are not available in PIC24FJ(16/32)MC101 devices.

REGISTER 10-15: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	—			RP9R<4:0>				
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	—			RP8R<4:0>				
bit 7							bit 0		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cleared x = Bit is unk		x = Bit is unkr	nown		
bit 15-13	Unimplemen	ted: Read as '	0'						
bit 12-8	RP9R<4:0>:	Peripheral Out	put Function i	s Assigned to R	RP9 Output Pir	n bits			
	(see Table 10	-2 for peripher	al function nu	mbers)					
bit 7-5	Unimplemen	ted: Read as '	0'						
bit 4-0		RP8R<4:0>: Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 10-2 for peripheral function numbers)							

REGISTER 10-16: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

1							
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP11R<4:0> ⁽¹)	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		—			RP10R<4:0>(1)	
bit 7						bit 0	
Legend:							
R = Readable bit $W = Writable b$		bit	U = Unimpler	nented bit, reac	l as '0'		

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8RP11R<4:0>: Peripheral Output Function is Assigned to RP11 Output Pin bits(1)
(see Table 10-2 for peripheral function numbers)bit 7-5Unimplemented: Read as '0'bit 4-0RP10R<4:0>: Peripheral Output Function is Assigned to RP10 Output Pin bits(1)

(see Table 10-2 for peripheral function numbers)

Note 1: These bits are not implemented in the PIC24FJ(16/32)MC101 devices.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		_			RP13R<4:0	>	
bit 15							bit 8
			DAALO	DAMA	DANO	D/M/ O	DAVO
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP12R<4:0:	>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8		: Peripheral Ou -2 for periphera	-	n is Assigned to Imbers)	RP13 Output	Pin bits	
bit 7-5	Unimplemen	ted: Read as '	0'				
L:L 1 0				· • · · ·		D' 1''	

bit 4-0 **RP12R<4:0>:** Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-18: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP15R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—			RP14R<4:0	>	
bit 7	·	·					bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 10-2 for peripheral function numbers)

- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 10-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_	—			RP17R<4:0>(1)		
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—	—	RP16R<4:0> ⁽¹⁾					
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable B		bit	it U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is s		'1' = Bit is set	'0' = Bit is cleared			x = Bit is unknown		
bit 15-13	Unimplemented: Read as '0'							
bit 12-8	RP17R<4:0>	Peripheral Ou	tput Function	is Assigned to	RP17 Output F	Pin bits ⁽¹⁾		
	(see Table 10-2 for peripheral function numbers)							
bit 7-5	Unimplemented: Read as '0'							
bit 4-0	bit 4-0 RP16R<4:0>: Peripheral Output Function is Assigned to RP16 Output Pin bits ⁽¹⁾							
	(see Table 10	-2 for peripher:	al function nu	mhore)				

Note 1: These bits are available in PIC24FJ32MC104 devices only.

REGISTER 10-20: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—			RP19R<4:0> ⁽¹)	
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP18R<4:0> ⁽¹)	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP19R<4:0>: Peripheral Output Function is Assigned to RP19 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP18R<4:0>: Peripheral Output Function is Assigned to RP18 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)

Note 1: These bits are available in PIC24FJ32MC104 devices only.

r							
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP21R<4:0>	1)	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP20R<4:0>	1)	
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	כי				
bit 12-8	bit 12-8 RP21R<4:0>: Peripheral Output Function is Assigned to RP21 Output Pin bits ⁽¹⁾						
		-2 for periphera					

REGISTER 10-21: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

bit 4-0	RP20R<4:0>: Peripheral Output Function is Assigned to RP20 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)

Note 1: These bits are available in PIC24FJ32MC104 devices only.

Unimplemented: Read as '0'

REGISTER 10-22: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	U-0					
00		0.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP23R<4:0> ⁽¹⁾		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	_			RP22R<4:0> ⁽¹⁾		
bit 7							bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP23R<4:0>: Peripheral Output Function is Assigned to RP23 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP22R<4:0>: Peripheral Output Function is Assigned to RP22 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)

Note 1: These bits are available in PIC24FJ32MC104 devices only.

bit 7-5

REGISTER 10-23:	RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12
------------------------	---

U-0 — U-0 — W = Writable	R/W-0 R/W-0	R/W-0	R/W-0 RP25R<4:0> ⁽¹ R/W-0 RP24R<4:0> ⁽¹	R/W-0	R/W-0 bit 8 R/W-0 bit 0			
_			R/W-0	R/W-0	R/W-0			
_					R/W-0			
_								
_								
W = Writable	hit				bit (
W = Writable	bit							
W = Writable	bit							
W = Writable	hit							
	W = Writable bit		U = Unimplemented bit, read as '0'					
'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
Unimplemented: Read as '0'								
RP25R<4:0>: Peripheral Output Function is Assigned to RP25 Output Pin bits ⁽¹⁾								
10-2 for periphera	al function nu	mbers)						
Unimplemented: Read as '0'								
RP24R<4:0>: Peripheral Output Function is Assigned to RP24 Output Pin bits ⁽¹⁾								
-	-	-						
	 Peripheral O 10-2 for peripher ented: Read as >: Peripheral O 	 Peripheral Output Function 10-2 for peripheral function nu ented: Read as '0' Peripheral Output Function 	D>: Peripheral Output Function is Assigned to 10-2 for peripheral function numbers) ented: Read as '0'	 Peripheral Output Function is Assigned to RP25 Output F 10-2 for peripheral function numbers) ented: Read as '0' >: Peripheral Output Function is Assigned to RP24 Output F 	 Peripheral Output Function is Assigned to RP25 Output Pin bits⁽¹⁾ 10-2 for peripheral function numbers) ented: Read as '0' >: Peripheral Output Function is Assigned to RP24 Output Pin bits⁽¹⁾ 			

Note 1: These bits are available in PIC24FJ32MC104 devices only.

NOTES:

11.0 TIMER1

- Note 1: This data sheet summarizes the features PIC24FJ16MC101/102 the of and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS39704) in the "PIC24F Family Reference Manual", which is available the Microchip web from site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter


Timer1 also supports these features:

- Timer gate operation
- · Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Load the timer value into the TMR1 register.
- 2. Load the timer period value into the PR1 register.
- 3. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 4. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 5. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.
- 7. Set the TON bit (= 1) in the T1CON register.



© 2011-2012 Microchip Technology Inc.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON ⁽¹⁾		TSIDL				_	_			
bit 15			•				bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
—	TGATE	TCKPS	S<1:0>		TSYNC	TCS ⁽¹⁾	—			
bit 7							bit			
Levend										
Legend:	o hit	W = Writable	hit	II – Unimplo	mented bit, read					
R = Readable bit -n = Value at POR		4 = Wittable bit 4 = Bit is set		0' = Bit is cle		x = Bit is unkn	0.4/0			
	FUR	I = DILIS SEL			eareu	x = DIUS UTKI	OWIT			
bit 15	TON: Timer1	On bit ⁽¹⁾								
	1 = Starts 16-bit Timer1									
	0 = Stops 16-bit Timer1									
bit 14	Unimplemer	nted: Read as '	0'							
bit 13	TSIDL: Stop in Idle Mode bit									
	1 = Discontinue module operation when device enters Idle mode									
	0 = Continue module operation in Idle mode									
bit 12-7	Unimplemented: Read as '0'									
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit									
	When TCS = 1: This bit is ignored.									
	When TCS = 0:									
	1 = Gated time accumulation enabled									
	0 = Gated time accumulation disabled									
bit 5-4	TCKPS<1:0> Timer1 Input Clock Prescale Select bits									
	11 = 1:256 10 = 1:64									
	10 = 1.64 01 = 1.8									
	00 = 1:1									
bit 3	Unimplemented: Read as '0'									
bit 2	TSYNC: Timer1 External Clock Input Synchronization Select bit									
	When TCS = 1:									
	1 = Synchronize external clock input									
	0 = Do not synchronize external clock input									
	When TCS = 0: This bit is ignored.									
bit 1	TCS: Timer1 Clock Source Select bit ⁽¹⁾									
	1 = External clock from pin T1CK (on the rising edge)									
	0 = Internal clock (FCY)									
	Unimplemented: Read as '0'									

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

Note 1: When TCS = 1 and TON = 1, writes to the TMR1 register are inhibited from the CPU.

12.0 TIMER2/3 FEATURE

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS39704) in the "PIC24F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2/3 and Timer4/5 have three 2-bit timers that can also be configured as two independent 16-bit timers with selectable operating modes.

Note 1: Timer4 and Timer5 are available in PIC24FJ32MC10X) devices only.

As a 32-bit timer, Timer2/3 and Timer4/5 permit operation in three modes:

- Two Independent 16-bit timers (e.g., Timer2 and Timer3 or Timer4 and Timer5) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer (Timer2/3 and Timer4/5)
- Single 32-bit synchronous counter (Timer2/3 and Timer4/5)

Timer2/3 and Timer4/5 also support:

- Timer gate operation
- Selectable prescaler settings
- Timer operation during Idle and Sleep modes
- Interrupt on a 32-bit period register match
- Time base for Input Capture and Output Compare modules (Timer2 and Timer3 only)
- ADC1 event trigger (Timer2/3 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, and T5CON registers (see Register 12-1 through Register 12-2). For 32-bit timer/counter operation, Timer2/4 is the least significant word (lsw), and Timer3/5 is the most significant word (msw) of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are used for the 32-bit timer modules, but an interrupt is generated with the Timer3 and Timer5 interrupt flags.

12.1 32-bit Operation

To configure Timer2/3 and Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3/PR5 contains the msw of the value, while PR2/PR4 contains the least significant word (lsw).
- If interrupts are required, set the interrupt enable bit, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0>, to set the interrupt priority. While Timer2/Timer4 controls the timer, the interrupt appears as a Timer3/Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the msw of the count, while TMR2 or TMR4 contains the lsw.

12.2 16-bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.




FIGURE 12-1: TIMER2/3 AND TIMER4/5⁽³⁾ (32-BIT) BLOCK DIAGRAM^(1,4)





FIGURE 12-3: TIMER3 AND TIMER5⁽¹⁾ (16-BIT) BLOCK DIAGRAM



© 2011-2012 Microchip Technology Inc.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL	—	_	—		—			
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0			
	TGATE	TCKP	S<1:0>	T32	_	TCS	_			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	TON: Timer2	On bit								
	<u>When T32 =</u>									
	1 = Starts 32-									
	0 = Stops 32-bit Timer2/3 When T32 = 0:									
	$\frac{\text{when } 132 = 0}{1 = \text{Starts } 16-\text{bit Timer2}}$									
	0 = Stops 16-bit Timer2									
bit 14	Unimplemented: Read as '0'									
bit 13	TSIDL: Stop in Idle Mode bit									
	1 = Discontinue module operation when device enters Idle mode									
	0 = Continue module operation in Idle mode									
bit 12-7	-	ted: Read as								
bit 6	TGATE: Timer2 Gated Time Accumulation Enable bit									
	<u>When TCS = 1:</u> This bit is ignored.									
	When TCS = 0 :									
	1 = Gated time accumulation enabled									
	0 = Gated time accumulation disabled									
bit 5-4	TCKPS<1:0>: Timer2 Input Clock Prescale Select bits									
	11 = 1:256									
	10 = 1:64									
	01 = 1:8 00 = 1:1									
bit 3	T32: 32-bit Timer Mode Select bit									
bit 5	1 = Timer2 and Timer3 form a single 32-bit timer									
	0 = Timer2 and Timer3 act as two 16-bit timers									
bit 2	Unimplemen	ted: Read as '	0'							
bit 1		Clock Source								
	1 = External	clock from pin [.]	T2CK (on the	rising edge)						
	0 = Internal clock (FCY)									
		()								

REGISTER 12-1: T2CON CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
TON ⁽²⁾		TSIDL ⁽¹⁾	_	—	_	—	_					
bit 15							bit					
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0					
	TGATE ⁽²⁾	TCKPS<	<1:0> ⁽²⁾	—	—	TCS ⁽²⁾	—					
bit 7							bit					
Legend:												
R = Readable	e bit	W = Writable I	oit	U = Unimplei	mented bit, rea	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own					
bit 15	TON: Timer3	On bit ⁽²⁾										
	1 = Starts 16-											
	0 = Stops 16-											
bit 14	-	ted: Read as '0										
bit 13		n Idle Mode bit										
	 Discontinue timer operation when device enters Idle mode Continue timer operation in Idle mode 											
bit 12-7		-										
bit 6	Unimplemented: Read as '0' TGATE: Timer3 Gated Time Accumulation Enable bit ⁽²⁾											
	When TCS =											
	This bit is igno											
	When TCS = 0:											
	1 = Gated time accumulation enabled 0 = Gated time accumulation disabled											
					,							
bit 5-4			JIOCK Presca	ale Select bits ⁽²⁾	,							
	11 = 1:256 prescale value 10 = 1:64 prescale value											
	01 = 1:8 pres											
	00 = 1:1 pres											
bit 3-2	Unimplemen	ted: Read as 'd)'									
bit 1	TCS: Timer3	Clock Source S	elect bit ⁽²⁾									
		clock from T3Cl	< pin									
	0 = Internal cl	ock (Fosc/2)										
bit 0	Unimplemen	tod. Bood on ')'									

REGISTER 12-2: T3CON CONTROL REGISTER

must be cleared to operate the 32-bit timer in Idle mode.

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (T2CON<3>), these bits have no effect.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON		TSIDL	_			—	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
—	TGATE	TCKPS	S<1:0>	T32	—	TCS	_
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	TON: Timer4 <u>When T32 = 1</u> 1 = Starts 32- 0 = Stops 32-1 <u>When T32 = 0</u> 1 = Starts 16-1 0 = Stops 16-1	<u>::</u> bit Timer4/5 bit Timer4/5) <u>:</u> bit Timer4					
bit 14	-	ted: Read as '	0'				
bit 13	-	n Idle Mode bi					
	1 = Discontinu		ration when d	levice enters Id de	le mode		
bit 12-7	Unimplemen	ted: Read as '	0'				
bit 6	When TCS = This bit is igno When TCS =	ored.		n Enable bit			
		e accumulation					
bit 5-4	TCKPS<1:0>	: Timer4 Input	Clock Presca	le Select bits			
	11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1						
bit 3		mer Mode Sele		it time			
		d Timer5 form d Timer5 act a	•				
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	TCS: Timer4	Clock Source	Select bit				
	1 = External c 0 = Internal cl	lock from pin ⁻ ock (FCY)	T4CK (on the	rising edge)			
bit 0	Unimplemen	ted: Read as '	0'				
Note: ⊤	his register is ava	ailable in PIC24	1FJ32MC101/	/102/104 device	es only.		

REGISTER 12-3: T4CON CONTROL REGISTER

R/W-0		R/W-0	U-0	U-0	U-0	U-0	U-0				
TON ⁽²⁾) _	TSIDL ⁽¹⁾	—		_	—	_				
bit 15	·					·	bit 8				
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0				
	TGATE ⁽²⁾	TCKPS	<1:0> ⁽²⁾			TCS ⁽²⁾					
bit 7							bit (
Legend:											
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkne	own				
bit 15	TON: Timer5	On bit ⁽²⁾									
	1 = Starts 16										
bit 14	0 = Stops 16-	ited: Read as '	`								
bit 13		in Idle Mode bit									
bit 15		ue timer operat		vice enters Idle	mode						
		timer operation									
bit 12-7	Unimplemen	nted: Read as '	כי								
bit 6	TGATE: Time	TGATE: Timer5 Gated Time Accumulation Enable bit ⁽²⁾									
	When TCS =										
	This bit is ign When TCS =										
		<u>o.</u> ne accumulatior	n enabled								
	0 = Gated tim	ne accumulation	n disabled								
bit 5-4	TCKPS<1:0>	: Timer5 Input	Clock Presca	le Select bits ⁽²⁾							
	11 = 1:256 pi										
	10 = 1:64 pre 01 = 1:8 pres										
	00 = 1:1 pres										
bit 3-2	Unimplemen	nted: Read as '	כי								
bit 1	TCS: Timer5	Clock Source S	Select bit ⁽²⁾								
		clock from T5CI	K pin								
		lock (Fosc/2)									
bit 0	Unimplemen	nted: Read as '),								
Note 1:	When 32-bit timer must be cleared to				Control registe	r (T4CON<3>), t	he TSIDL bi				
2:	When the 32-bit tir have no effect.	mer operation is	enabled (T3	2 = 1) in the Tir	mer Control (T4	CON<3>) regist	er, these bits				

REGISTER 12-4: T5CON CONTROL REGISTER

Note: This register is available in PIC24FJ32MC101/102/104 devices only.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

NOTES:

13.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS39701) in the "PIC24F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices support up to eight input capture channels.

The Input Capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:


- 1. Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each Input Capture channel can select one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on Input Capture event
- 4-word FIFO buffer for capture values:
 - Interrupt optionally generated after 1, 2, 3, or 4 buffer locations are filled
- Use of Input Capture to provide additional sources of external interrupts





PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

13.1 Input Capture Registers

REGISTER 13-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0						
_		ICSIDL		_	_	_	_						
bit 15							bit 8						
R/W-0	R/W-0	R/W-0	R-0, HC ICOV	R-0, HC	R/W-0	R/W-0	R/W-0						
ICTMR	ICI<	ICM<2:0>											
bit 7							bit (
Legend:													
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own						
bit 15-14	Unimplemen	ted: Read as '	0'										
bit 13	ICSIDL: Inpu	t Capture Mod	ule Stop in Idle	e Control bit									
		ICSIDL: Input Capture Module Stop in Idle Control bit 1 = Input capture module will halt in CPU Idle mode											
				operate in CPU	Idle mode								
bit 12-8	-	ted: Read as '											
bit 7	ICTMR: Input Capture Timer Select bits 1 = TMR2 contents are captured on capture event												
		ntents are capt ntents are capt											
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits												
	10 = Interrup 01 = Interrup	t on every four t on every third t on every seco	capture even and capture even	t									
bit 4	-	 0 0 = Interrupt on every capture event ICOV: Input Capture Overflow Status Flag bit (read-only) 											
	1 = Input cap	ture overflow o	ccurred										
bit 3	-	 0 = No input capture overflow occurred ICBNE: Input Capture Buffer Empty Status bit (read-only) 											
	1 = Input capture buffer is not empty, at least one more capture value can be read												
	0 = Input capture buffer is empty												
bit 2-0	ICM<2:0>: In	put Capture M	ode Select bits	S									
	(Rising 110 = Unuse 101 = Captur 100 = Captur 011 = Captur 010 = Captur 001 = Captur (ICI<1	g edge detect o d (module disa e mode, every e mode, every e mode, every e mode, every e mode, every e mode, every	only, all other of bled) 16th rising edg 4th rising edge rising edge falling edge edge (rising a control interru	control bits are Ige Je	not applicable	eep or Idle mode .)	•						

14.0 OUTPUT COMPARE


- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Output Compare" (DS39706) of the "PIC24F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without fault protection
- PWM mode with fault protection

FIGURE 14-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



14.1 Output Compare Modes

Configure the Output Compare modes by setting the appropriate Output Compare Mode bits (OCM<2:0>) in the Output Compare Control register (OCxCON<2:0>). Table 14-1 lists the different bit settings for the Output Compare modes. Figure 14-2 illustrates the output compare operation for various modes. The user


TABLE 14-1: OUTPUT COMPARE MODES

application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.

Note: See Section 16. "Output Compare" (DS39706) in the "PIC24F Family Reference Manual" (DS70209) for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation		
000	Module Disabled	Controlled by GPIO register	—		
001	Active-Low One-Shot	0	OCx Rising edge		
010	Active-High One-Shot	1	OCx Falling edge		
011	Toggle Mode	Current output is maintained	OCx Rising and Falling edge		
100	Delayed One-Shot	0	OCx Falling edge		
101	Continuous Pulse mode	0	OCx Falling edge		
110	PWM mode without fault protection	0, if OCxR is zero 1, if OCxR is non-zero	No interrupt		
111	PWM mode with fault protection	0, if OCxR is zero 1, if OCxR is non-zero	OCFA Falling edge for OC1 to OC4		





U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
—	_	OCSIDL	—		—	—	—					
bit 15	·						bit 8					
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0					
	—	—	OCFLT	OCTSEL		OCM<2:0>						
bit 7							bit (
Lenonde					landurana							
Legend:	1 - I- 14	HC = Cleared in		HS = Set in H								
R = Readab		W = Writable bi	t			R/W-0 R/W- OCM<2:0>						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown					
bit 15-14	-	nted: Read as '0'										
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit											
	 1 = Output Compare x will halt in CPU Idle mode 0 = Output Compare x will continue to operate in CPU Idle mode 											
h# 40 F		-	-		mode							
bit 12-5	-	nted: Read as '0'										
bit 4	OCFLT: PWM Fault Condition Status bit											
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred 											
		nly used when O		11.)								
bit 3	-	utput Compare Ti		-								
		s the clock source										
		s the clock source										
bit 2-0	OCM<2:0>:	Output Compare	Mode Select	bits								
		mode on OCx, F										
		mode on OCx, F										
		ze OCx pin low, g				pin						
		ze OCx pin low, g are event toggles		e output puise o	on OCx pin							
		ze OCx pin high,		nt forces OCx n	oin low							
		ze OCx pin low, c										
	a .				-							

REGISTER 14-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER

000 = Output compare channel is disabled

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

NOTES:

15.0 MOTOR CONTROL PWM MODULE

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 47. "Motor Control PWM" (DS39735), in the "PIC24F Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices have a 6-channel Pulse-Width Modulation (PWM) module.

The PWM module has the following features:

- Up to 16-bit resolution
- On-the-fly PWM frequency changes
- · Edge-Aligned and Center-Aligned Output modes
- Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- Output override control for Electrically Commutative Motor (ECM) operation or BLDC
- Special Event comparator for scheduling other peripheral events
- Fault pins to optionally drive each of the PWM output pins to a defined state
- Duty cycle updates configurable to be immediate or synchronized to the PWM time base

15.1 PWM1: 6-Channel PWM Module

This module simplifies the task of generating multiple synchronized PWM outputs. The following power and motion control applications are supported by the PWM module:

- 3-Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)

This module contains three duty cycle generators, numbered 1 through 3. The module has six PWM output pins, numbered PWM1H1/PWM1L1 through PWM1H3/PWM1L3. The six I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pin.




FIGURE 15-1: 6-CHANNEL PWM MODULE BLOCK DIAGRAM (PWM1)

15.2 PWM Faults

The Motor Control PWM module incorporates up to two fault inputs, FLTA1 and FLTB1. These fault inputs are implemented with Class B safety features. These features ensure that the PWM outputs enter a safe state when either of the fault inputs is asserted.

The FLTA and FLTB pins, when enabled and having ownership of a pin, also enable a soft internal pull-down resistor. The soft pull-down provides a safety feature by automatically asserting the fault should a break occur in the fault signal connection.

The implementation of internal pull-down resistors is dependent on the device variant. Table 15-1 describes which devices and pins implement the internal pull-down resistors.

TABLE 15-1: INTERNAL PULL-DOWN RESISTORS ON PWM FAULT PINS

Device	Fault Pin	Internal Pull-down Implemented?
PIC24FJXXMC101	FLTA1	No
PIC24FJXXMC102	FLTA1	Yes
	FLTB1	Yes
PIC24FJ32MC104	FLTA1	Yes
	FLTB1	Yes

On devices without internal pull-downs on the Fault pin, it is recommended to connect an external pull-down resistor for Class B safety features.

15.2.1 PWM FAULTS AT RESET

During any reset event, the PWM module maintains ownership of both PWM Fault pins. At reset, both faults are enabled in latched mode to guarantee the fail-safe power-up of the application. The application software must clear both the PWM faults before enabling the Motor Control PWM module.

The Fault condition must be cleared by the external circuitry driving the fault input pin high and clearing the fault interrupt flag. After the fault pin condition has been cleared, the PWM module restores the PWM output signals on the next PWM period or half-period boundary. Refer to **Section 47.** "**Motor Control PWM**" (DS39735), in the "*PIC24F Family Reference Manual*" for more information on the PWM faults.

Note: The number of PWM faults mapped to the device pins depend on the specific variant. Regardless of the variant, both faults will be enabled during any reset event. The application must clear both FLTA1 and FLTB1 before enabling the Motor Control PWM module. Refer to the specific device pin diagrams to see which fault pins are mapped to the device pins.

15.3 Write-protected Registers

On PIC24FJ16MC101/102 devices, write protection is implemented for the PWMxCON1, PxFLTACON and PxFLTBCON registers. The write protection feature prevents any inadvertent writes to these registers. The write protection feature can be controlled by the PWMLOCK configuration bit in the FOSCSEL configuration register. The default state of the write protection feature is enabled (PWMLOCK = 1). The write protection feature can be disabled by configuring PWMLOCK (FOSCSEL<6>) = 0.

The user application can gain access to these locked registers either by configuring the PWMLOCK (FOSC-SEL<6>) = 0, or by performing the unlock sequence. To perform the unlock sequence, the user application must write two consecutive values of (0xABCD and 0x4321) to the PWMxKEY register to perform the unlock operation. The write access to the PWMxCON1, PxFLTACON or PxFLTBCON registers must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access.

To write to all registers, the PWMxCON1, PxFLTACON and PxFLTBCON registers require three unlock operations.

The correct unlocking sequence is described in Example 15-1 and Example 15-2.

EXAMPLE 15-1: ASSEMBLY CODE EXAMPLE FOR WRITE-PROTECTED REGISTER UNLOCK AND FAULT CLEARING SEQUENCE

; FLTA1 pin must be pu	alled high externally in order to clear and disable the fault
; Writing to P1FLTBCON	J register requires unlock sequence
mov #0xabcd,w10	; Load first unlock key to w10 register
mov #0x4321,w11	; Load second unlock key to wll register
mov #0x0000,w0	; Load desired value of P1FLTACON register in w0
mov w10, PWM1KEY	; Write first unlock key to PWM1KEY register
mov w11, PWM1KEY	; Write second unlock key to PWM1KEY register
mov w0,P1FLTACON	; Write desired value to P1FLTACON register
· EIEDlain much be mu	lled birb subsurally in suday to slave and disable the fault
	alled high externally in order to clear and disable the fault N register requires unlock sequence
, writing to prelibeon	register requires uniock sequence
mov #0xabcd,w10	; Load first unlock key to w10 register
mov #0x4321,w11	; Load second unlock key to wll register
mov #0x0000,w0	; Load desired value of P1FLTBCON register in w0
mov w10, PWM1KEY	; Write first unlock key to PWM1KEY register
mov w11, PWM1KEY	; Write second unlock key to PWM1KEY register
mov w0,P1FLTBCON	; Write desired value to P1FLTBCON register
; Enable all PWMs usin	
; Writing to PWM1CON1	register requires unlock sequence
mov #0xabcd,w10	; Load first unlock key to w10 register
mov #0x4321,w11	; Load second unlock key to will register
mov #0x0077,w0	; Load desired value of PWM1CON1 register in w0
mov w10, PWM1KEY	; Write first unlock key to PWM1KEY register
mov w10, PWM1KE1 mov w11, PWM1KEY	; Write second unlock key to PWM1KEY register
mov w0, PWM1CON1	; Write desired value to PWM1CON1 register

EXAMPLE 15-2: C CODE EXAMPLE FOR WRITE-PROTECTED REGISTER UNLOCK AND FAULT CLEARING SEQUENCE

// FLTAl pin must be pulled high externally in order to clear and disable the fault // Writing to PIFLTACON register requires unlock sequence // Use builtin function to write 0x0000 to PIFLTACON register __builtin_write_PWMSFR(&PIFLTACON, 0x0000, &PWM1KEY); // FLTBl pin must be pulled high externally in order to clear and disable the fault // Writing to PIFLTBCON register requires unlock sequence // Use builtin function to write 0x0000 to PIFLTBCON register __builtin_write_PWMSFR(&PIFLTBCON, 0x0000, &PWM1KEY); // Enable all PWMs using PWM1CON1 register // Writing to PWM1CON1 register requires unlock sequence // Use builtin function to write 0x0077 to PWM1CON1 register __builtin_write_PWMSFR(&PWM1CON1, 0x0077, &PWM1KEY);

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
PTEN		PTSIDL	—	_		_	_					
bit 15							bit 8					
DAM 0	D/M/ O	DAMA	DAMA	DAMO	DAMO	DAM 0						
R/W-0	R/W-0	R/W-0 S<3:0>	R/W-0	R/W-0	R/W-0 PS<1:0>	R/W-0 PTMOE	R/W-0					
bit 7	1101	5<0.0>		1100	10<1.02	1100	bit 0					
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own					
bit 15		Time Base Tim	or Enchlo hit									
DIL 15		i nime base nim ne base is on										
	0 = PWM tim											
bit 14	Unimpleme	nted: Read as '	כי									
bit 13	PTSIDL: PW	PTSIDL: PWM Time Base Stop in Idle Mode bit										
	1 = PWM time base halts in CPU Idle mode											
	0 = PWM tim	e base runs in (CPU Idle mo	de								
bit 12-8	Unimpleme	nted: Read as '	כ'									
bit 7-4	PTOPS<3:0>: PWM Time Base Output Postscale Select bits											
	1111 = 1:16 postscale											
	•											
	•											
	0001 = 1:2 p	ostscale										
	0000 = 1:1 p											
bit 3-2	PTCKPS<1:	PTCKPS<1:0>: PWM Time Base Input Clock Prescale Select bits										
	11 = PWM time base input clock period is 64 Tcy (1:64 prescale)											
		me base input c		· · · ·	,							
	01 = PWM time base input clock period is 4 TcY (1:4 prescale) 00 = PWM time base input clock period is TcY (1:1 prescale)											
bit 1-0		>: PWM Time E	•									
		me base operat			n Count mode v	vith interrupts fo	r double					
		me base operat			n Count mode							
		me base operat										
	00 = PVVIVI ti	me base operat	es in a riee-	Running mode								

REGISTER 15-1: PXTCON: PWM TIME BASE CONTROL REGISTER

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTDIR				PTMR<14:8>	1			
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PTM	R<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR (1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$			0000		

bit 14-0 **PTMR <14:0>:** PWM Time Base Register Count Value bits

0 = PWM time base is counting up

REGISTER 15-3: PxTPER: PWM TIME BASE PERIOD REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				PTPER<14:8	>		
bit 15	-						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTPEI	R<7:0>			
bit 7							bit 0
l egend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-0 **PTPER<14:0>:** PWM Time Base Period Value bits

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

REGISTER 15-4: PxSECMP: SPECIAL EVENT COMPARE REGISTER

_							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SEVTDIR ⁽¹⁾			S	SEVTCMP<14:8	_{i>} (2)		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTC	ИР<7:0> (2)			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	SEVTDIR: S	Special Event Trig	ger Time Ba	ase Direction bit	(1)		
		al Event Trigger w al Event Trigger w				•	
bit 14-0	SEVTCMP<	: 14:0>: Special Ev	vent Compa	re Value bits ⁽²⁾			

Note 1: SEVTDIR is compared with PTDIR (PxTMR<15>) to generate the Special Event Trigger.

2: PxSECMP<14:0> is compared with PxTMR<14:0> to generate the Special Event Trigger.

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_		_	_	PMOD3	PMOD2	PMOD1
bit 15							bit
		D 444 o	D 444 o		D 444 o	D 444 o	
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
	PEN3H ⁽²⁾	PEN2H ⁽²⁾	PEN1H ⁽²⁾		PEN3L ⁽²⁾	PEN2L ⁽²⁾	PEN1L ⁽²⁾
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7 bit 6-4	0 = PWM I/O Unimplemen PEN3H:PEN ⁴ 1 = PWMxH p	pin pair is in th pin pair is in th ted: Read as ' IH: PWMxH I/(pin is enabled f pin disabled, I/(e Complemen o' D Enable bits or PWM outpu	itary Output m	lode		
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	1 = PWMxL p	L: PWMxL I/O in is enabled fo in disabled, I/O	or PWM outpu		ose I/O		
F	The PWMxCON1 (Registers" for mo	re information	on the unlock	sequence.		-	
	The reset status for If PWMPIN = 1 (are initially progr	(default), the P	WM pins are c	controlled by the	•		,

REGISTER 15-5: PWMxCON1: PWM CONTROL REGISTER 1⁽¹⁾

• If PWMPIN = 0, the PWM pins are controlled by the PWM module at Reset and are therefore initially programmed as output pins.

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—			SEVO	PS<3:0>	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
0-0	0-0	0-0	0-0	0-0	IUE	OSYNC	UDIS
	_			_	IUE	USTIC	
bit 7							bit C
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimpler	nented bit, rea	ıd as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15-12	Unimplemen	ted: Read as '0)'				
64 4 F 4 O		tod. Dood on fr	、 ,				
bit 11-8		D>: PWM Specia	al Event Trig	ger Output Post	scale Select b	pits	
	1111 = 1:16	postscale					
	•						
	•						
	0001 = 1:2 p						
	0000 = 1:1 p						
bit 7-3	•	ted: Read as '0					
bit 2	IUE: Immedia	ate Update Enat	ole bit				
		to the active Px to the active Px			ed to the PWM	I time base	
bit 1	OSYNC: Out	put Override Sy	nchronizatio	n bit			
	•	verrides via the verrides via the		• •		the PWM time ba bundary	ase
bit 0	UDIS: PWM	Update Disable	bit	-		-	
	1 = Updates	from Duty Cycle	and Period				

REGISTER 15-6: PWMxCON2: PWM CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	PS<1:0>	10/00-0			3<5:0>	10,00-0	10,00-0	
bit 15	-3<1.0>			DIE	\$<0.0>		bit 8	
DIL 15							DILO	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
DTAPS<1:0> DTA<5:0>								
bit 7		1					bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set	' = Bit is set '0' = Bit is cleared			x = Bit is unknown		
bit 15-14	DTBPS<1:0	>: Dead-Time U	Init B Prescale	e Select bits				
		period for Dead-						
		period for Dead-						
		period for Dead- period for Dead-						
h:+ 40.0	•				na a Llucit D hita			
bit 13-8		Unsigned 6-bit [me Unit B bits			
bit 7-6 DTAPS<1:0>: Dead-Time Unit A Prescale Select bits								
		period for Dead-						
		period for Dead- period for Dead-						
		period for Dead-						
	00 – 0100 k p							

REGISTER 15-7: PxDTCON1: DEAD-TIME CONTROL REGISTER 1

bit 5-0 DTA<5:0>: Unsigned 6-bit Dead-Time Value for Dead-Time Unit A bits

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	_	—	_	_	
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I
bit 7							bit 0
Legend:							
R = Readab		W = Writable		•	nented bit, rea		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
1 1 4 5 0			- 1				
bit 15-6	•	nted: Read as '					
bit 5		ad-Time Select f	•	nal Going Activ	e bit		
		ne provided from ne provided from					
bit 4		d-Time Select fo		al Going Inactiv	/e bit		
		ne provided from	•	a. eegae			
		ne provided from					
bit 3	DTS2A: Dea	ad-Time Select f	or PWM2 Sig	nal Going Activ	e bit		
		ne provided from					
		ne provided from					
bit 2		d-Time Select fo		al Going Inactiv	/e bit		
		ne provided from ne provided from					
bit 1		ad-Time Select f		nal Going Activ	e bit		
		ne provided from	•	inc. Conig / iour	0.2.1		
		ne provided from					
bit 0	DTS1I: Dead	d-Time Select fo	r PWM1 Sign	al Going Inactiv	/e bit		
		ne provided from					
	0 = Dead tim	ne provided from	i Unit A				

REGISTER 15-8: PxDTCON2: DEAD-TIME CONTROL REGISTER 2

REGISTE	ER 15-9: PXFLT	ACON: FAU	LT A CONTH	ROL REGIST	ER(1,2,3,4,3)		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L
bit 15							bit 8
R/W-0	0 U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
FLTA	- N	—	_	—	FAEN3	FAEN2	FAEN1
bit 7							bit C
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	nted: Read as '	0'				
bit 13-8	FAOVxH<3:1	l>:FAOVxL<3:	1>: Fault Inpu	it A PWM Over	ride Value bits		
					Fault input ever		
	0 = The PWN	/I output pin is o	driven inactive	on an externa	I Fault input ev	ent	
bit 7	FLTAM: Faul	t A Mode bit					
		t A input pin fur					
		• •		ol pins to the pr	rogrammed stat	tes in PxFLTAC	ON<13:8>
bit 6-3	Unimplemen	nted: Read as '	0'				
bit 2		t Input A Enabl					
		3/PWMxL3 pin		• •			
		3/PWMxL3 pin		trolled by Fault	t Input A		
bit 1		t Input A Enabl					
		2/PWMxL2 pin 2/PWMxL2 pin					
bit 0				lioned by Fault	I IIIpul A		
		t Input A Enabl /PWMxL1 pin		od by Foult Inn	λ. 14 Λ		
		/PWMxL1 pin					
Note 1:	On PIC24FJ16MC	:101 (20-pin) d	evices, the \overline{FL}	TA1 pin is supr	ported, but reau	iires an externa	l pull-down
	resistor for correct				, I		
2:	On PIC24FJ16MC external pull-down	,	evices, the \overline{FL}	TA1 and FLTB	1 pins are supp	orted and do no	ot require an
3:	The PxFLTACON Registers" for mo				to Section 15.3	"Write-protec	ted
4:	Comparator output modules for Fault dedicated FLTA1 of	generation, the	e user must ex				
5.	During any recet of		-	od by dofault a	nd must be alay	arad as describ	ad in

REGISTER 15-9: PxFLTACON: FAULT A CONTROL REGISTER^(1,2,3,4,5)

5: During any reset event, the FLTA1 pin is enabled by default and must be cleared as described in Section 15.2 "PWM Faults".

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	FBOV3H	FBOV3L	FBOV2H	FBOV2L	FBOV1H	FBOV1L
bit 15							bit
R/W-0) U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
FLTBN		_	_	_	FBEN3	FBEN2	FBEN1
bit 7							bit
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	nented bit, read	t as '0'	
-n = Value		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown
bit 15-14	Unimpleme	nted: Read as '	0'				
bit 13-8	FBOVxH<3	:1>:FBOVxL<3:	1>: Fault Inpu	t B PWM Over	ride Value bits		
	1 = The PW	M output pin is o	driven active o	n an external F	ault input ever	nt	
	0 = The PW	M output pin is c	driven inactive	on an external	I Fault input ev	ent	
bit 7	FLTBM: Fau	ult B Mode bit					
		Ilt B input pin fur					
		It B input pin late		ol pins to the pr	ogrammed stat	tes in PxFLTBC	ON<13:8>
bit 6-3	Unimpleme	nted: Read as '	0'				
bit 2	FBEN3: Fau	ult Input B Enabl	e bit				
		3/PWMxL3 pin p		• •			
		3/PWMxL3 pin p		trolled by Fault	Input B		
bit 1		ult Input B Enabl					
		2/PWMxL2 pin p 2/PWMxL2 pin p					
bit 0	FBEN1: Fau	ult Input B Enabl	e bit				
	1 = PWMxH	1/PWMxL1 pin p	pair is controlle	ed by Fault Inp	ut B		
	0 = PWMxH	1/PWMxL1 pin p	pair is not cont	rolled by Fault	Input B		
Note 1:	On PIC24FJ16M external pull-dow		evices, the \overline{FL}	TA1 and FLTB1	pins are supp	orted and do no	ot require an
2:	The PxFLTACON Registers" for m	l register is a wri			o Section 15.3	"Write-protec	ted
3:	Comparator outp modules for Faul dedicated FLTA1	uts are not intern t generation, the	nally connecte user must ex	d to the PWM			
4:	During any reset	event the FLTB		ed by default a	nd must be clea	ared as describ	ed in

REGISTER 15-10: PxFLTBCON: FAULT B CONTROL REGISTER^(1,2,3,4)

U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
—	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L			
						bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L			
						bit 0			
bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown				
Unimplemen	ted: Read as '	0'							
bit 13-8 POVDxH<3:1>:POVDxL<3:1>: PWM Output Override bits									
	U-0 U-0 bit POR Unimplemen	— POVD3H U-0 R/W-0 — POUT3H bit W = Writable POR '1' = Bit is set Unimplemented: Read as '	- POVD3H POVD3L U-0 R/W-0 R/W-0 - POUT3H POUT3L	- POVD3H POVD3L POVD2H U-0 R/W-0 R/W-0 R/W-0 - POUT3H POUT3L POUT2H bit W = Writable bit U = Unimpler POR '1' = Bit is set '0' = Bit is cle Unimplemented: Read as '0'	POVD3H POVD3L POVD2H POVD2L U-0 R/W-0 R/W-0 R/W-0 R/W-0 — POUT3H POUT3L POUT2H POUT2L bit W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared	POVD3H POVD3L POVD2H POVD2L POVD1H U-0 R/W-0 R/W-0 R/W-0 R/W-0 POUT3H POUT3L POUT2H POUT2L POUT1H			

REGISTER 15-11: PXOVDCON: OVERRIDE CONTROL REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5-0 POUTxH<3:1>:POUTxL<3:1>: PWM Manual Output bits

1 = PWMx I/O pin is driven active when the corresponding POVDxH:POVDxL bit is cleared

0 = PWMx I/O pin is driven inactive when the corresponding POVDxH:POVDxL bit is cleared

0 = Output on PWMx I/O pin is controlled by the value in the corresponding POUTxH:POUTxL bit

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

REGISTER 15-12: PxDC1: PWM DUTY CYCLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC1	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	1<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	= Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown		

bit 15-0 PDC1<15:0>: PWM Duty Cycle 1 Value bits

REGISTER 15-13: PxDC2: PWM DUTY CYCLE REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC2	2<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	2<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown

bit 15-0 PDC2<15:0>: PWM Duty Cycle 2 Value bits

REGISTER 15-14: PxDC3: PWM DUTY CYCLE REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	3<15:8>			
bit 15							bit 8
Davio	D 444 o	D M L A	D 444 o	D 444 o	D 444 o	D 444 o	D 444 o
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	it U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set	' = Bit is set '0' = Bit is cleared x = Bit is unkr				nown

bit 15-0 PDC3<15:0>: PWM Duty Cycle 3 Value bits

REGISTER 15-15: PWMxKEY: PWM KEY UNLOCK REGISTER⁽¹⁾

'1' = Bit is set

Legend: R = Readable bit		W = Writable bit		U = Unimplen	nented bit, read	as '0'	
bit 7							bit 0
			PWMK	EY<7:0>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
			PWMK	EY<15:8>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-0 **PWMKEY<15:0>:** PWM Key Unlock bits

-n = Value at POR

If the PWMLOCK Configuration bit is asserted (PWMLOCK = 1), the PWMxCON1, PxFLTACON and PxFLTBCON registers are writable only after the proper sequence is written to the PWMxKEY register.

'0' = Bit is cleared

If the PWMLOCK Configuration bit is deasserted (PWMLOCK = 0) the PWMxCON1, PxFLTACON and PxFLTBCON registers are writable at all times.

Refer to **Section 47.** "Motor Control PWM" (DS39735) in the "PIC24F Family Reference Manual" for further details about the unlock sequence.

x = Bit is unknown

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features the PIC24FJ16MC101/102 of and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial Peripheral Interface (SPI)" (DS39699) in the "PIC24F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].


Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of four pins:

- SDIx (serial data input)
- SDOx (serial data output)
- SCKx (shift clock input or output)
- SSx (active low slave select).

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.

FIGURE 16-1: SPI MODULE BLOCK DIAGRAM



16.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
 - b) If FRMPOL = 0, use a pull-up resistor on $\frac{1}{SSx}$.

Note:	This	insures	that	the	first	fr	ame
	transr	mission a	after	initializ	ation	is	not
	shifte	d or corrup	pted.				

- 2. In non-framed 3-wire mode, (i.e., not using SSx from a master):
 - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
 - b) If CKP = 0, always place a pull-down resistor on \overline{SSx} .
 - **Note:** This will insure that during power-up and initialization the master/slave will not lose sync due to an errant SCK transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame sync pulse is active on the SSx pin, which indicates the start of a data frame.

Note: Not all third-party devices support Frame mode timing. Refer to the SPI electrical characteristics for details.

- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.
- 5. To avoid invalid slave read data to the master, the user's master software must guarantee enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPI shift register and is empty once the data transmission begins.

16.2 SPI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access
	the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en554339

16.2.1 KEY RESOURCES

- Section 23. "Serial Peripheral Interface (SPI)" (DS39699)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related PIC24F Family Reference Manual sections
- Development Tools

16.3 SPI Control Registers

REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN	—	SPISIDL	_	—	_	—	—
bit 15						·	bit 8
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
	SPIROV			—		SPITBF	SPIRBF
bit 7							bit C
Legend:		C = Clearable	bit				
R = Readabl	le bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14 bit 13 bit 12-7 bit 6	SPISIDL: Sto 1 = Discontin 0 = Continue Unimplemen SPIROV: Rec 1 = A new by previous of	nted: Read as 'o op in Idle Mode I ue module oper module operati nted: Read as 'o ceive Overflow I yte/word is con data in the SPIx	bit ration when do on in Idle moo)' Flag bit Flag bit BUF register.	de ved and disca		er software has	not read the
		ow has occurred					
bit 5-2	-	nted: Read as 'd x Transmit Buffe		h:+			
bit 1	1 = Transmit 0 = Transmit Automatically Automatically	not yet started, started, SPIxTX set in hardward cleared in hard	SPIxTXB is fu (B is empty e when CPU v Iware when S	ull writes SPIxBU PIx module tra			SPIxSR.
bit 0	1 = Receive o 0 = Receive i Automatically	x Receive Buffe complete, SPIxF s not complete, v set in hardward cleared in hard	RXB is full SPIxRXB is e e when SPIx t	empty transfers data t			(B.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾	
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SSEN ⁽²⁾	CKP	MSTEN		SPRE<2:0> ⁽³	5)	PPRE<	:1:0> ⁽³⁾	
bit 7							bit	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'		
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	iown	
bit 15-13	Unimplemer	nted: Read as	'0'					
bit 12		able SCKx pin						
		SPI clock is dis SPI clock is ena		tions as I/O				
oit 11		able SDOx pir						
		•		unctions as I/O)			
		n is controlled I						
bit 10	MODE16: W	ord/Byte Comr	nunication Sele	ect bit				
		 Communication is word-wide (16 bits) Communication is byte-wide (8 bits) 						
		-						
oit 9	SMP: SPIX D Master mode	ata Input Sam	ple Phase bit					
		<u>.</u> a sampled at e	nd of data out	out time				
		a sampled at n						
	Slave mode:		0.01					
				in Slave mode.				
bit 8		lock Edge Sel		on from active	clock state to Id	a alaak atata (r	noo hit 6)	
					ock state to activ			
oit 7		Select Enable	-			, , , , , , , , , , , , , , , , , , ,	,	
		used for Slave	•)				
	$0 = \overline{SSx} pin r$	not used by mo	odule. Pin cont	rolled by port fu	unction.			
bit 6		Polarity Select						
				ve state is a lov e state is a high				
oit 5		ster Mode Enal		5				
	1 = Master m	node						
	0 = Slave mo	ode						
Note 1: ⊺	he CKE bit is not	t used in the Fi	ramed SPI mor	des Program ti	his bit to '0' for t	he Framed SP	Imadaa	
	FRMEN = 1).			acs. i rogram a			Thodes	
(F	FRMEN = 1). his bit must be c			ucs. i rogram a			Thodes	

REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: This bit must be cleared when FRMEN = 1.
 - 3: Do not set both Primary and Secondary prescalers to a value of 1:1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL		—	_	—	_
bit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	—	—	—	FRMDLY	—
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read		d as '0'	
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15		ned SPIx Supp					
bit 15	1 = Framed S	Plx support en	abled (SSx p	in used as fram	e sync pulse i	nput/output)	
	1 = Framed S 0 = Framed S	Plx support en Plx support dis	abled (<mark>SSx</mark> p sabled		e sync pulse i	nput/output)	
bit 15 bit 14	1 = Framed S 0 = Framed S SPIFSD : Fran	Plx support en Plx support dis ne Sync Pulse	abled (<mark>SSx</mark> p abled Direction Co		e sync pulse i	nput/output)	
	1 = Framed S 0 = Framed S SPIFSD : Fran 1 = Frame syn	Plx support en Plx support dis ne Sync Pulse nc pulse input (abled (SSx p sabled Direction Co (slave)		e sync pulse i	nput/output)	
bit 14	1 = Framed S 0 = Framed S SPIFSD : Fran 1 = Frame syn 0 = Frame syn	Plx support en Plx support dis ne Sync Pulse nc pulse input (nc pulse output	abled (SSx p sabled Direction Co (slave) t (master)		e sync pulse i	nput/output)	
	1 = Framed S 0 = Framed S SPIFSD : Fran 1 = Frame syn 0 = Frame syn FRMPOL : Fra	Plx support en Plx support dis ne Sync Pulse nc pulse input (abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit		e sync pulse i	nput/output)	
bit 14	1 = Framed S 0 = Framed S SPIFSD : Fran 1 = Frame syn 0 = Frame syn FRMPOL : Fra 1 = Frame syn	Plx support en Plx support dis ne Sync Pulse nc pulse input (nc pulse output ame Sync Pulse	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high		e sync pulse i	nput/output)	
bit 14 bit 13	1 = Framed S 0 = Framed S SPIFSD : Fran 1 = Frame syn 0 = Frame syn FRMPOL : Fra 1 = Frame syn 0 = Frame syn	Plx support en Plx support dis ne Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is activ	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low		e sync pulse i	nput/output)	
bit 14 bit 13 bit 12-2	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame syn 0 = Frame syn FRMPOL: Fra 1 = Frame syn 0 = Frame syn Unimplemen	Plx support en Plx support dis ne Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is action	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low	ntrol bit	e sync pulse i	nput/output)	
bit 14 bit 13 bit 12-2	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame syn 0 = Frame syn 1 = Frame syn 0 = Frame syn Unimplement FRMDLY: Fra 1 = Frame syn	Plx support en Plx support dis ne Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is acti- nc pulse is acti- ted: Read as '(me Sync Pulse nc pulse coinci-	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low o' e Edge Selec des with first	ntrol bit t bit bit clock	e sync pulse i	nput/output)	
bit 14	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame syn 0 = Frame syn 1 = Frame syn 0 = Frame syn Unimplement FRMDLY: Fra 1 = Frame syn	Plx support en Plx support dis ne Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is activ nc pulse is activ ted: Read as '(me Sync Pulse	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low o' e Edge Selec des with first	ntrol bit t bit bit clock	e sync pulse i	nput/output)	

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 24. "Inter-Integrated Circuit™ (I²C™)" (DS39702) in the "PIC24F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated CircuitTM (I^2C^{TM}) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCLx pin is clock
- The SDAx pin is data

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation.
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly

17.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.

The I^2C module can operate either as a slave or a master on an I^2C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit addressing
- I²C slave operation with 10-bit addressing
- I²C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, refer to the Microchip web site (www.microchip.com) for the latest *"PIC24F Family Reference Manual"* sections.

17.2 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:

- · I2CxRSR is the shift register used for shifting data
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read
- I2CxTRN is the transmit register to which bytes are written during a transmit operation
- I2CxADD register holds the slave address
- ADD10 status bit indicates 10-bit Address mode
- I2CxBRG acts as the Baud Rate Generator (BRG) reload value

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104




FIGURE 17-1: $I^2 C^{TM}$ BLOCK DIAGRAM (X = 1)

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0		
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC		
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
bit 7							bit 0		
Legend:		U = Unimpler	nented bit, rea	d as '0'					
R = Readable	e bit	W = Writable		HS = Set in h	ardware	HC = Cleared	in hardware		
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown		
			·	0 2000 000					
bit 15	12CEN: 12Cx	Enable bit							
					and SCLx pins a		าร		
	0 = Disables 1	the I2Cx modu	le. All I ² C pins	are controlled	by port function	ns.			
bit 14	Unimplemen	ted: Read as '	0'						
bit 13		p in Idle Mode							
			ration when de		n Idle mode				
bit 12		-	ontrol bit (when		1 ² C slave)				
DIC 12				operating as	i C slave)				
	1 = Release SCLx clock 0 = Hold SCLx clock low (clock stretch)								
	If STREN = 1:								
					nd write '1' to re				
	reception. Ha	rdware clear a	lata byte transı t every slave d		ware clear at en otion.	d every of slave	e address byte		
	$\frac{\text{If STREN} = 0}{\text{Dit is } P(S_{i})}$		a ali u unita (1) ta				of a come alarea		
). Hardware cle slave address by		or every slave		
bit 11	-			-	MI) Enable bit	,			
		-	all addresses A	-	,				
	0 = IPMI mod	e disabled							
bit 10	A10M: 10-bit	Slave Address	s bit						
		is a 10-bit slave							
bit 9	DISSLW: Disa	able Slew Rate	e Control bit						
		control disable							
bit 8	SMEN: SMBL	us Input Levels	bit						
	1 = Enable I/0	•	ls compliant wi	th SMBus spe	cification				
bit 7		•	bit (when ope	rating as I ² C s	slave)				
			· ·	•	ived in the I2Cx	RSR			
			ecention)						
	(module is	s enabled for re all address dis							
bit 6	(module is 0 = General c	s enabled for re all address dis		hen operating	as I ² C slave)				
bit 6	(module is 0 = General c STREN: SCL	s enabled for re all address dis	abled n Enable bit (w	hen operating	as I ² C slave)				

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence. 0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I^2C master)
	 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC			
ACKSTAT	TRSTAT	—		—	BCL	GCSTAT	ADD10			
bit 15					•		bit 8			
<u> </u>					D A 1100		5.4100			
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC			
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF			
bit 7							bit 0			
Legend:		U = Unimpler	nented bit, rea	ad as '0'						
R = Readable	bit	W = Writable		HS = Set in h	ardware	HSC = Hardw	are set/cleared			
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	(when operati 1 = NACK rec 0 = ACK rece	cknowledge St ng as I ² C mas ceived from sla ived from slave or clear at end	ter, applicable ve e		nsmit operation)				
bit 14	TRSTAT: Trar	nsmit Status bi	t (when opera	ting as I ² C ma	ster, applicable	to master trans	smit operation)			
	0 = Master tra	ansmit is in pro ansmit is not in at beginning c	progress	,	lware clear at e	nd of slave Ack	nowledge.			
bit 13-11	Unimplemen	ted: Read as '	0'							
bit 10	BCL: Master Bus Collision Detect bit									
	0 = No collisio	ision has beer on at detection o		-	peration					
bit 9	GCSTAT: General Call Status bit									
	0 = General c	all address wa all address wa when address	s not received		ess. Hardware c	lear at Stop de	ection.			
bit 8	Hardware set when address matches general call address. Hardware clear at Stop detection. ADD10: 10-bit Address Status bit									
	0 = 10-bit add	Iress was mate Iress was not r at match of 2r	matched	ched 10-bit ad	dress. Hardwai	e clear at Stop	detection.			
bit 7	IWCOL: Write	e Collision Det	ect bit							
	0 = No collisio	on	C		ause the I ² C mo					
bit 6	Hardware set at occurrence of write to I2CxTRN while busy (cleared by software). I2COV: Receive Overflow Flag bit									
bit o	1 = A byte wa 0 = No overflo	is received wh	ile the I2CxRC	-	till holding the p	-				
6.4 C	Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software). D_A: Data/Address bit (when operating as I ² C slave)									
bit 5	1 = Indicates 0 = Indicates	that the last by that the last by	/te received w /te received w	as data as device add	ress by reception of	slave byte.				
L:1	P: Stop bit									
bit 4										

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I^2C device address byte.
bit 1	RBF: Receive Buffer Full Status bit 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

U-0 — bit 15							
— bit 15	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
bit 15	—	—	—	—		AMSK9	AMSK8
							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7			-	•		•	bit 0
<u>.</u>							
Legend:							

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

NOTES:

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)


- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 21. "UART"** (DS39708) in the *"PIC24F Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN 2.0, and RS-232, and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:

- Full-Duplex, 8-bit or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd, or No Parity Options (for 8-bit data)
- One or two stop bits
- Hardware flow control option with UxCTS and UxRTS pins
- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 1 Mbps to 6 bps at 16x mode at 16 MIPS
- Baud rates ranging from 4 Mbps to 24.4 bps at 4x mode at 16 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data buffer
- 4-deep FIFO Receive Data buffer
- Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive interrupts
- A separate interrupt for all UART error conditions
- · Loopback mode for diagnostic support
- · Support for sync and break characters
- · Support for automatic baud rate detection
- IrDA[®] encoder and decoder logic
- 16x baud clock output for IrDA[®] support
- A simplified block diagram of the UART module is shown in Figure 18-1. The UART module consists of these key hardware elements:
- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 18-1: UART SIMPLIFIED BLOCK DIAGRAM



18.1 UART Helpful Tips

- In multi-node direct-connect UART networks, 1. receive inputs react UART to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UART module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock relative to the incoming UxRX bit timing is no longer synchronized, resulting in the first character being invalid. This is to be expected.

18.2 UART Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access
	the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en554339

18.2.1 KEY RESOURCES

- Section 21. "UART" (DS39708)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related PIC24F Family Reference Manual sections
- Development Tools

18.3 UART Control Registers

REGISTER 18-1: **UxMODE: UARTx MODE REGISTER** R/W-0 U-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 UARTEN⁽¹⁾ IREN⁽²⁾ USIDL RTSMD UEN<1:0> ___ ____ bit 15 bit 8 R/W-0 HC R/W-0 R/W-0 HC R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 WAKE LPBACK ABAUD URXINV BRGH PDSEL<1:0> STSEL bit 7 bit 0 Legend: HC = Hardware cleared R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown UARTEN: UARTx Enable bit⁽¹⁾ bit 15 1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0> 0 = UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption minimal Unimplemented: Read as '0' bit 14 bit 13 USIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12 IREN: IrDA[®] Encoder and Decoder Enable bit⁽²⁾ 1 = IrDA encoder and decoder enabled 0 = IrDA encoder and decoder disabled RTSMD: Mode Selection for UxRTS Pin bit bit 11 $1 = \overline{\text{UxRTS}}$ pin in Simplex mode $0 = \overline{\text{UxRTS}}$ pin in Flow Control mode Unimplemented: Read as '0' bit 10 bit 9-8 UEN<1:0>: UARTx Pin Enable bits 11 = UxTX, UxRX and BCLK pins are enabled and used; UxCTS pin controlled by port latches 10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin controlled by port latches 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLK pins controlled by port latches bit 7 WAKE: Wake-up on Start bit Detect During Sleep Mode Enable bit 1 = UARTx will continue to sample the UxRX pin; interrupt generated on falling edge; bit cleared in hardware on following rising edge 0 = No wake-up enabled bit 6 LPBACK: UARTx Loopback Mode Select bit 1 = Enable Loopback mode 0 = Loopback mode is disabled bit 5 ABAUD: Auto-Baud Enable bit 1 = Enable baud rate measurement on the next character – requires reception of a Sync field (55h) before other data; cleared in hardware upon completion 0 = Baud rate measurement disabled or completed Refer to Section 21. "UART" (DS39708) in the "PIC24F Family Reference Manual" for information on Note 1:

enabling the UART module for receive or transmit operation.2: This feature is only available for the 16x BRG mode (BRGH = 0).

© 2011-2012 Microchip Technology Inc.

REGISTER 18-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	 BRGH: High Baud Rate Enable bit 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	<pre>PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity</pre>
bit 0	STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 21. "UART"** (DS39708) in the *"PIC24F Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0 UTXISEL1 pit 15 R/W-0 URXISE	R/W-0 UTXINV	R/W-0 UTXISEL0	U-0	R/W-0 HC	R/W-0	R-0	R-1		
R/W-0	UTXINV	UTXISEL0				IX U	K-1		
R/W-0				UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT		
							bit 8		
URXISE	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0		
URXISEL<1:0>		ADDEN	RIDLE	PERR	FERR	OERR	URXDA		
pit 7							bit 0		
Legend:		HC = Hardwar	o cloarad		arable bit				
R = Readable	hit	W = Writable t			nented bit, read	ac '0'			
			JIL	-			0.11/2		
n = Value at P	UR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN		
bit 15,13	11 = Reserve 10 = Interrup transmit 01 = Interrup operatio 00 = Interrup	t buffer become t when the last o ons are complete	tter is transfe s empty character is s ed tter is transfe	rred to the Tran shifted out of the rred to the Tran	bits nsmit Shift Regis e Transmit Shift nsmit Shift Regis	Register; all tra	ansmit		
bit 14	$\frac{\text{If IREN = 0:}}{1 = \text{UXTX IdI}}$ $0 = \text{UXTX IdI}$ $\frac{\text{If IREN = 1:}}{1 = \text{IrDA}^{\text{®}} \text{ end}}$		e state is '1'						
oit 12	Unimplemen	ted: Read as '0)'						
oit 11	UTXBRK: Transmit Break bit								
	cleared b 0 = Sync Bre	by hardware upo ak transmissior	on completion n disabled or	n	lowed by twelve	e '0' bits, follow	ed by Stop bit		
pit 10	1 = Transmit	enabled, UxTX disabled, any p	pin controlle		rted and buffer	is reset. UxTX	pin controlled		
oit 9	UTXBF: Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written								
oit 8	 TRMT: Transmit Shift Register Empty bit (read-only) 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has comple 0 = Transmit Shift Register is not empty, a transmission is in progress or queued 						as completed		
oit 7-6		0>: Receive Integrate			is in progress 0	440404			
	11 = Interrup $10 = Interrup$ $0x = Interrup$	t is set on UxRS t is set on UxRS	SR transfer m SR transfer m ny character	naking the recei naking the recei is received and	ve buffer full (i.e ve buffer 3/4 ful I transferred fro	l (i.e., has 3 da	ta characters		

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Note 1: Refer to **Section 21. "UART"** (DS39708) in the *"PIC24F Family Reference Manual"* for information on enabling the UART module for transmit operation.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect. 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read-only/clear-only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 \rightarrow 0 transition) will reset the receiver buffer and the UxRSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 21. "UART"** (DS39708) in the *"PIC24F Family Reference Manual"* for information on enabling the UART module for transmit operation.

19.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 46. "10-bit Analog-to-Digital Converter (ADC) with 4 Simultaneous Conversions" (DS39737) in the "PIC24F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices have up to 14 ADC module input channels.

19.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 14 analog input pins
- Four Sample and Hold circuits for simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes
- 16-word conversion result buffer


Depending on the particular device pinout, the ADC can have up to 14 analog input pins, designated AN0 through AN5.


Block diagrams of the ADC module are shown in Figure 19-1 and Figure 19-2.

19.2 ADC Initialization

To configure the ADC module:

- 1. Select port pins as analog inputs (ADxPCFGH<15:0> or ADxPCFGL<15:0>).
- Select the analog conversion clock to match the desired data rate with the processor clock (ADxCON3<7:0>).
- 3. Determine how many sample-and-hold channels will be used (ADxCON2<9:8>).
- 4. Select the appropriate sample/conversion sequence (ADxCON1<7:5> and ADxCON3<12:8>).
- 5. Select the way conversion results are presented in the buffer (ADxCON1<9:8>).
- 6. Turn on the ADC module (ADxCON1<15>).
- 7. Configure ADC interrupt (if required):
 - a) Clear the ADxIF bit.
 - b) Select the ADC interrupt priority.





Preliminary







FIGURE 19-4:

ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



19.3 ADC Helpful Tips

- 1. The SMPI<3:0> (AD1CON2<5:2>) control bits:
 - a) Determine when the ADC interrupt flag is set and an interrupt is generated if enabled.
 - b) When the CSCNA bit (AD1CON2<10>) is set to '1', determines when the ADC analog scan channel list defined in the AD1CSSL register starts over from the beginning.
- The ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF regardless of which analog inputs are being used subject to the SMPI<3:0> bits (AD1CON2<5:2>). There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- 3. The DONE bit (AD1CON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in manual sample mode, particularly where the users code is setting the SAMP bit (AD1CON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.

19.4 ADC Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en554339

19.4.1 KEY RESOURCES

- Section 46. "10-bit Analog-to-Digital Converter (ADC) with 4 Simultaneous Conversions" (DS39737)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related PIC24F Family Reference Manual sections
- Development Tools

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0		
ADON		ADSIDL	—	—	—	FORM	1<1:0>		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0		
						HC,HS	HC, HS		
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE		
bit 7							bit 0		
Legend:		HC = Cleared	by hardware	HS = Set by	hardware	C = Clea	arable bit		
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown		
bit 15	ADON: ADC	Operating Mod	e bit						
	1 = ADC modelse = ADC is o	dule is operatin ff	g						
bit 14		 ted: Read as '(כי						
bit 13	•	p in Idle Mode I							
		ue module ope module operat		levice enters Id	le mode				
bit 12-10		ted: Read as '							
bit 9-8	FORM<1:0>: Data Output Format bits								
	10 = Fraction 01 = Signed i	al (Dout = ddd	ld dddd dd(ssss sssd	dddd dddd, w					
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits								
	110 = CTMU 101 = Reserv 010 = Reserv 011 = Motor 0 010 = GP tim 001 = Active	ved ved Control PWM ir er 3 compare e transition on IN	nterval ends s ends sampling T0 pin ends s	ampling and starts conversi ampling and starts con- campling and st and starts conv	arts conversion version arts conversion				
bit 4	Unimplemen	ted: Read as '	כי						
bit 3	1 = Samples Samples	CH0, CH1, CH CH0 and CH1	I2, CH3 simul simultaneous	t (applicable on taneously (whe ly (when CHPS v in sequence	n CHPS<1:0> =		Lx)		
bit 2	 0 = Samples multiple channels individually in sequence ASAM: ADC Sample Auto-Start bit 								
	1 = Sampling	-	diately after la	st conversion. S	SAMP bit is aut	o-set.			
bit 1		Sample Enable							
	1 = ADC san 0 = ADC san If ASAM = 0, If SSRC = 00	nple-and-hold a nple-and-hold a software can w 0, software car	mplifiers are s mplifiers are l rite '1' to begi n write '0' to e		d start conversi	ion. If SSRC \neq			

REGISTER 19-1: AD1CON1: ADC1 CONTROL REGISTER 1

REGISTER 19-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

bit 0 **DONE:** ADC Conversion Status bit 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	VCFG<2:0>		_		CSCNA	CHPS	<1:0>		
bit 15			·	·		•	bit		
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUFS	—		SM	PI<3:0>		BUFM	ALTS		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-13		DREF+	ADREF-	e Configuration	DItS				
	XXX	AVDD	AVss						
bit 12-11	Unimplemer	ted: Read as	'0'						
bit 10	CSCNA: Scan Input Selections for CH0+ during Sample A bit								
	1 = Scan inputs								
	0 = Do not scan inputs CHPS<1:0>: Select Channels Utilized bits								
oit 9-8	CHPS<1:0>: Select Channels Utilized bits 1x = Converts CH0, CH1, CH2 and CH3								
		s CH0 and CH							
bit 7	BUFS: Buffer Fill Status bit (valid only when BUFM = 1)								
				buffer, user sho er, user applica					
bit 6	Unimplemer	ted: Read as	'0'						
bit 5-2	SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits								
	1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence 1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence								
	•								
	•								
	 0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence 								
				version for eac			ce		
bit 1	BUFM: Buffe	r Fill Mode Sel	lect bit						
		ng first half of l tarts filling buff		nterrupt and the ginning	e second half of	buffer on next	interrupt		
bit 0	•	ate Input Sam							
	1 = Uses cha					_			

REGISTER 19-2: AD1CON2: ADC1 CONTROL REGISTER 2

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	_	—			SAMC<4:0>(1)	
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADCS<				
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable b	it	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
6445			k Course hit				
bit 15	1 = ADC inter	Conversion Cloc	K Source bit				
		ved from syster	n clock				
bit 14-13		ted: Read as '0'					
bit 12-8	-	Auto Sample Ti					
	11111 = 31 T	•					
	•						
	•						
	•						
	00001 = 1 TAI 00000 = 0 TAI						
bit 7-0	ADCS<7:0>:	ADC Conversion	n Clock Seled	ct bits ⁽²⁾			
	11111111 = 	Reserved					
	•						
	•						
	•						
	•						
	01000000 = H						
	00111111 =	TCY · (ADCS<7)	:0> + 1) = 64	\cdot TCY = TAD			
	•						
	•						
	•		0				
		TCY · (ADCS<7) TCY · (ADCS<7)	,				
		TCY \cdot (ADCS<7)					
	his bit only used i		-	-			
2: T	his bit is not used	if AD1CON3-1	$F_{\rm N}$ (ADDC) -	1			

REGISTER 19-3: AD1CON3: ADC1 CONTROL REGISTER 3

REGISTER 19-4: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
_	_	—	_	—	CH123N	NB<1:0>	CH123SB			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
—	_	—	_	_	CH123N	VA<1:0>	CH123SA			
bit 7							bit 0			
Legend:										
R = Readable	able bit W = Writable bit		oit	U = Unimplei	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	known			
bit 15-11	Unimplemen	nted: Read as '0	3							
	-			Input Salaat fo	r Somolo P hit	2				
bit 10-9		:0>: Channel 1,		e input Select to	or Sample B bit	S				
		C101 devices o	only:							
	11 = Reserve									
	10 = Reserved 0x = CH1, CH2, CH3 negative input is AVss									
	0x = CHT, CH	nz, Cho negativ	e input is Av	55						
	PIC24FJ32M	C101/102 devic	es only:							
		gative input is A		ative input is Al	N10, CH3 nega	tive input is no	ot connected			
	10 = Reserve			·		•				
	0x = CH1, Cł	H2, CH3 negativ	e input is AV	SS						
	PIC24FJ32M	C104 devices o	only:							
		gative input is A		ative input is A	N10, CH3 nega	tive input is A	N11			
		gative input is A H2, CH3 negativ			N7, CH3 negati	ive input is AN	18			
bit 8		hannel 1, 2, 3 P	•		ole B bit					
	PIC24FJXX/	MC101 devices	only:							
	1 = CH1 positive input is AN3, CH2 and CH3 positive inputs are not connected									
	0 = CH1 posi	tive input is AN0), CH2 positiv	ve input is AN1,	CH3 positive in	nput is AN2				
	All other dev									
		tive input is AN3								
	-	tive input is ANC	-	e input is AN1,	CH3 positive in	nput is AN2				
bit 7-3	Unimplemen	ted: Read as '0	,							
bit 2-1	CH123NA<1:	:0>: Channel 1,	2, 3 Negative	e Input Select fo	or Sample A bit	S				
	Refer to bits	10-9 for the avai	lable settings	5.						
bit 0		hannel 1, 2, 3 P	-		ole A bit					
		for the available	•							
			seunys.							

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB		_			CH0SB<4:0>		
bit 15	I						bit
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA		—			CH0SA<4:0>		
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown
bit 15	1 = Channel 0 = Channel	annel 0 Negative 0 negative inpu 0 negative inpu	it is AN1 it is AVss	or Sample B b	it		
bit 14-13	Unimpleme	nted: Read as '	0'				
	01111 = Ch: 01110 = No 01101 = Ch: 01011 = Ch: 01011 = Ch: 01001 = Ch: 01000 = Ch: 00111 = Ch: 00110 = Ch: 00101 = Ch: 00101 = Ch: 00101 = Ch: 00010 = Ch: 00011 = Ch: 00010 = Ch: 00010 = Ch: 00001 = Ch: 00001 = Ch:	00 = Reserved; annel 0 positive channels conne annel 0 positive annel 0 positive	input is AN15 ⁽ ected, all inputs input is conne- input is AN12 ⁽ input is AN11 ⁽ input is AN10 ⁽¹⁾ input is AN3 ⁽²⁾ input is AN3 ⁽²⁾ input is AN3 ⁽²⁾ input is AN3 ⁽¹⁾ input is AN4 ⁽¹⁾ input is AN3 input is AN1 input is AN1 input is AN1	s floating (used cted to CTMU 2) 3)))	temperature se	ensor	
bit 7	1 = Channel	annel 0 Negative 0 negative inpu 0 negative inpu	it is AN1	or Sample A b	it		
bit 6-5	•	nted: Read as '					
bit 4-0	CH0SA-4.0	- Channel 0 Pr	sitive Input Se	lect for Sample	e A bits		

2: This setting is available in the PIC24FJ32MC104 devices only, and is Reserved in all other devices.

3: This setting is available on all devices excluding the PIC24FJ16MC101/102, where it is Reserved.

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15 ⁽⁴⁾		_	CSS12 ⁽⁴⁾	CSS11 ⁽⁴⁾	CSS10 ⁽⁶⁾	CSS9 ⁽⁶⁾	CSS8 ⁽⁴⁾
bit 15						·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7 ⁽⁴⁾	CSS6 ⁽⁴⁾	CSS5 ⁽⁵⁾	CSS4 ⁽⁵⁾	CSS3	CSS2	CSS1	CSS0
bit 7							bit 0
Legend:							
R = Readable bit W = Writ		W = Writable b	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

REGISTER 19-6: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW^(1,2,3)

bit 15 **CSS15:** ADC Input Scan Selection bit

1 = Select ANx for input scan

0 = Skip ANx for input scan

bit 14-13 Unimplemented: Read as '0'

bit 12-0 CSS12:CSS0: ADC Input Scan Selection bits⁽⁴⁾

1 = Select ANx for input scan

0 = Skip ANx for input scan

- **Note 1:** On devices without 14 analog inputs, all AD1CSSL bits can be selected by user application. However, inputs selected for scan without a corresponding input on device converts VREFL.
 - **2:** CSSx = ANx, where x = 0 through 12, and 15.
 - 3: CTMU temperature sensor input cannot be scanned.
 - 4: This bit is available in the PIC24FJ32MC104 device only, and is Reserved on all other devices.
 - **5:** This bit is available on all devices excluding the PIC24FJXXMC101, where it is Reserved.
 - 6: This bit is available on all devices excluding the PIC24FJ16MC101/102, where it is Reserved.

REGISTER 19-7: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW^(1,2,3)

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15 ^(4,5)	—	—	PCFG12 ^(4,5)	PCFG11 ^(4,5)	PCFG10 ^(4,7)	PCFG9 ^(4,7)	PCFG8 ^(4,5)
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG ^(4,5)	PCFG6 ^(4,5)	PCFG5 ^(4,6)	PCFG4 ^(4,6)	PCFG3 ⁽⁴⁾	PCFG2 ⁽⁴⁾	PCFG1 ⁽⁴⁾	PCFG0 ⁽⁴⁾
bit 7							bit 0

Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **PCFG15:** ADC Port Configuration Control bit

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan

bit 14-13 Unimplemented: Read as '0'

- bit 12-0 **PCFG12:PCFG0:** ADC Port Configuration Control bits⁽⁴⁾
 - 1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
 - 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices without 14 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.

- **2:** PCFGx = ANx, where x = 0 through 12, and 15.
- **3:** PCFGx bits have no effect if the ADC module is disabled by setting ADxMD bit in the PMDx register. When the bit is set, all port pins that have been multiplexed with ANx will be in Digital mode.
- **4:** Pins shared with analog functions (i.e., ANx), are analog by default and therefore, must be set by the user to enable any digital function on that pin. Reading any port pin with the analog function enabled will return a '0', regardless of the signal input level.
- 5: This setting is available in the dsPIC33FJ32(GP/MC)104 devices only, and is Reserved in all other devices.
- 6: This setting is available on all devices excluding the dsPIC33FJXX(GP/MC)101, where it is Reserved.
- 7: This setting is available on all devices excluding the dsPIC33FJ16(GP/MC)101/102, where it is Reserved.

NOTES:

20.0 COMPARATOR MODULE

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 48. "Comparator with Blanking" (DS39741) of the "PIC24F Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 Comparator module provides three comparators that can be configured in different ways. As shown in Figure 20-1, individual comparator options are specified by the Comparator module's Special Function Register (SFR) control bits.

These options allow users to:

- Select the edge for trigger and interrupt generation
- Select low-power control
- Configure the comparator voltage reference and band gap
- · Configure output blanking and masking

The comparator operating mode is determined by the input selections (i.e., whether the input voltage is compared to a second input voltage, to an internal voltage reference.





FIGURE 20-1: COMPARATOR I/O OPERATING MODES









FIGURE 20-4: DIGITAL FILTER INTERCONNECT BLOCK DIAGRAM



REGISTER	20-1. CIVIS1/	AI. CONFAR	AIUR SIA	IUS REGISI	ER		
R/W-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
CMSIDL		_	—	_	C3EVT	C2EVT	C1EVT
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
_	—	—	—	—	C3OUT	C2OUT	C10UT
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15		p in Idle Mode				_	
					ce enters Idle m	ode	
bit 14-11		operation of all	-	s in lale mode			
bit 10	-	ted: Read as ' barator 3 Event					
bit TO	-	or event occur					
	-	or event did no					
bit 9	•	parator 2 Event					
bit 5	-	or event occur					
	•	or event did no					
bit 8	-	parator 1 Event					
2.1.0	-	or event occur					
	-	or event did no					
bit 7-3	-	ted: Read as '					
bit 2	-	parator 3 Outp					
	When CPOL :						
	1 = VIN+ > VIN	۷-					
	0 = VIN + < VIN	۷-					
	When CPOL :	_ 1.					
	$\frac{1}{1} = \text{VIN} + < \text{VIN}$						
	1 = VIN + < VII $0 = VIN + > VII$						
bit 1		v parator 2 Outp	ut Status hit				
Sit 1	When CPOL :						
	1 = VIN + > VIN						
	0 = VIN + < VII						
	When CPOL :						
	1 = VIN + < VIN						
hit O	0 = VIN + > VII		ut Ctatua hit				
bit 0	When CPOL :	parator 1 Outp	ul Status di				
	$\frac{\text{VITIENT CFOL}}{1 = \text{VIN} + > \text{VIN}}$						
	1 = VIN + > VII $0 = VIN + < VII$						
	When CPOL :						
	1 = VIN + < VIN						
	0 = VIN + > VIN	N-					

REGISTER 20-1: CMSTAT: COMPARATOR STATUS REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
CON	COE	CPOL	_	_		CEVT	COUT
bit 15	002	0102				0211	bit
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPC	OL<1:0>	—	CREF	—	_	CCH	<1:0>
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	CON: Comp	arator Enable b	bit				
	1 = Compara	ator is enabled					
	0 = Compara	ator is disabled					
bit 14	COE: Compa	arator Output E	nable bit				
			esent on the C	xOUT pin			
1.1.40		ator output is in		1.52			
bit 13	CPOL: Comparator Output Polarity Select bit 1 = Comparator output is inverted						
		ator output is in					
bit 12-10	Unimpleme	nted: Read as	ʻ0'				
bit 9	CEVT: Comparator Event bit						
			11				
	1 = Compara			_<1:0> setting:	s occurred; disa	ables future trig	gers and
	interrupt	ator event acco s until the bit is	rding to EVPOL cleared	_<1:0> setting	s occurred; disa	ables future trig	gers and
	interrupts 0 = Compara	ator event acco s until the bit is ator event did n	rding to EVPOL cleared ot occur	_<1:0> setting	s occurred; disa	ables future trig	gers and
bit 8	interrupt: 0 = Compara COUT: Comp	ator event acco s until the bit is ator event did n parator Output	rding to EVPOL cleared ot occur bit	_<1:0> setting	s occurred; disa	ables future trig	gers and
bit 8	interrupts 0 = Compara COUT: Comp When CPOL	ator event acco s until the bit is ator event did n parator Output . = 0 (non-inver	rding to EVPOL cleared ot occur bit	_<1:0> setting:	s occurred; disa	ables future trig	gers and
bit 8	interrupt: 0 = Compara COUT: Comp	ator event acco s until the bit is ator event did n parator Output $\frac{1}{10} = 0$ (non-inver IN-	rding to EVPOL cleared ot occur bit	_<1:0> setting	s occurred; disa	ables future trig	gers and
bit 8	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V	ator event acco s until the bit is ator event did n parator Output $\frac{1}{10} = 0$ (non-inver IN-	rding to EVPOI cleared ot occur bit ted polarity):	_<1:0> setting	s occurred; disa	ables future trig	gers and
bit 8	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V	ator event acco s until the bit is ator event did n parator Output $\frac{1}{N} = 0$ (non-inver IN- $\frac{1}{N} = 1$ (inverted p IN-	rding to EVPOI cleared ot occur bit ted polarity):	_<1:0> setting:	s occurred; disa	ables future trig	gers and
bit 8	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V	ator event acco s until the bit is ator event did n parator Output = 0 (non-inver) (IN- (IN- = 1 (inverted p) (IN- (IN-	rding to EVPOL cleared ot occur bit ted polarity): polarity):	-		ables future trig	gers and
	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ > V EVPOL<1:0:	ator event acco s until the bit is ator event did n parator Output <u>= 0 (non-inver</u> IN- IN- <u>= 1 (inverted p</u> IN- IN- S- Trigger/Ever	rding to EVPOL cleared ot occur bit <u>ted polarity):</u> <u>polarity):</u>	rity Select bits			-
	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0: 11 = Trigger/	ator event acco s until the bit is ator event did n parator Output $\frac{1}{2} = 0$ (non-inver in- $\frac{1}{2} = 1$ (inverted p in- in- >: Trigger/Ever /Event/Interrup	rding to EVPOI cleared ot occur bit ted polarity): polarity): nt/Interrupt Pola t generated on	rity Select bits any change of	the comparato	or output (while	CEVT = 0)
	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0: 11 = Trigger, 10 = Trigger,	ator event acco s until the bit is ator event did n parator Output $\frac{1}{2} = 0$ (non-inver in- $\frac{1}{2} = 1$ (inverted p in- in- >: Trigger/Ever /Event/Interrup	rding to EVPOL cleared ot occur bit <u>ted polarity):</u> <u>polarity):</u> nt/Interrupt Pola t generated on t generated on!	rity Select bits any change of	the comparato		CEVT = 0)
	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0: 11 = Trigger, 10 = Trigger, compara	ator event acco s until the bit is ator event did n parator Output <u>. = 0 (non-inver</u> in- <u>. = 1 (inverted p</u> in- in- >: Trigger/Ever /Event/Interrup /Event/Interrup	rding to EVPOL cleared ot occur bit <u>ted polarity):</u> <u>polarity):</u> nt/Interrupt Pola t generated on t generated on t generated on t generated on	rity Select bits any change of	the comparato	or output (while	CEVT = 0)
	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0: 11 = Trigger, 10 = Trigger, compara <u>If CPO</u>	ator event acco s until the bit is ator event did n parator Output = 0 (non-inver in- = 1 (inverted p in- = 1 (inverted p /Event/Interrup /Event/Interrup rator output (wh L = 1 (inverted	rding to EVPOL cleared ot occur bit <u>ted polarity):</u> <u>polarity):</u> nt/Interrupt Pola t generated on t generated on t generated on t generated on	urity Select bits any change of y on high to lo	the comparato	or output (while	CEVT = 0)
	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V EVPOL<1:0: 11 = Trigger, 10 = Trigger, <u>If CPO</u> Low-to	ator event acco s until the bit is ator event did n parator Output = 0 (non-inver in- = 1 (inverted p in- = 1 (inverted p /Event/Interrup /Event/Interrup rator output (wh L = 1 (inverted	rding to EVPOL cleared ot occur bit <u>ted polarity):</u> oolarity): ht/Interrupt Pola t generated on t generated on hile CEVT = 0) <u>polarity):</u> of the compara	urity Select bits any change of y on high to lo	the comparato	or output (while	CEVT = 0)
bit 8 bit 7-6	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V 0 = VIN+ > V EVPOL<1:0: 11 = Trigger, 10 = Trigger, compara <u>If CPO</u> Low-to <u>If CPO</u>	ator event acco s until the bit is ator event did n parator Output = 0 (non-inver IN- = 1 (inverted p IN- = 1 (inverted p /Event/Interrup /Event/Interrup /Event/Interrup rator output (wh L = 1 (inverted -high transition L = 0 (non-inverted)	rding to EVPOL cleared ot occur bit <u>ted polarity):</u> oolarity): ht/Interrupt Pola t generated on t generated on hile CEVT = 0) <u>polarity):</u> of the compara	arity Select bits any change of y on high to lo ator output	the comparato	or output (while	CEVT = 0)
	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ > V EVPOL<1:0: 11 = Trigger, 10 = Trigger, Low-to <u>If CPO</u> High-tc 01 = Trigger,	ator event acco s until the bit is ator event did n parator Output = 0 (non-inver in- in- = 1 (inverted p in- >: Trigger/Even /Event/Interrup /Event/Interrup /Event/Interrup rator output (wh L = 1 (inverted -high transition L = 0 (non-invection p-low transition	rding to EVPOL cleared ot occur bit <u>ted polarity):</u> <u>polarity):</u> nt/Interrupt Pola t generated on t generated on t generated on <u>polarity):</u> of the compara erted polarity): of the compara t generated on	arity Select bits any change of y on high to lo ator output tor output	the comparato	or output (while	CEVT = 0) ected
	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ > V EVPOL<1:0: 11 = Trigger, 10 = Trigger, Compar <u>If CPO</u> Low-to <u>If CPO</u> 01 = Trigger, compar <u>If CPO</u>	ator event acco s until the bit is ator event did n parator Output = 0 (non-inver in- in- = 1 (inverted p in- = 1 (inverted p /Event/Interrup /Event/Interrup /Event/Interrup /Event/Interrup rator output (wh L = 1 (inverted -high transition L = 0 (non-inver -low transition /Event/Interrup rator output (wh L = 1 (inverted	rding to EVPOI cleared ot occur bit <u>ted polarity):</u> oplarity): of the compara erted polarity): of the compara t generated only polarity): of the compara t generated only of the compara t generated only in the compara t generated only in the compara	arity Select bits any change of y on high to lo ator output tor output y on low to hig	the comparato	or output (while the polarity-sele	CEVT = 0) ected
	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V EVPOL<1:0: 11 = Trigger, 10 = Trigger, Compar <u>If CPO</u> High-tc 01 = Trigger, Compar <u>If CPO</u> High-tc	ator event acco s until the bit is ator event did n parator Output = 0 (non-inver in- in- in- in- : Trigger/Even /Event/Interrup /Event/Interrup rator output (wh L = 1 (inverted -high transition L = 0 (non-invec) -low transition /Event/Interrup rator output (wh L = 1 (inverted) -low transition	rding to EVPOI cleared ot occur bit <u>ted polarity):</u> polarity): polarity): of the compara t generated only hile CEVT = 0) polarity): of the compara t generated only of the compara t generated only nile CEVT = 0) polarity): of the compara	arity Select bits any change of y on high to lo ator output tor output y on low to hig	the comparato	or output (while the polarity-sele	CEVT = 0) ected
	interrupts 0 = Compara COUT: Comp <u>When CPOL</u> 1 = VIN+ > V 0 = VIN+ < V <u>When CPOL</u> 1 = VIN+ < V <u>When CPOL</u> 1 = VIN+ > V EVPOL<1:0: 11 = Trigger, 10 = Trigger, Compar <u>If CPO</u> High-tcc 01 = Trigger, Compar	ator event acco s until the bit is ator event did n parator Output = 0 (non-inver IN- IN- = 1 (inverted p IN- = 1 (inverted p /Event/Interrup /Event/Interrup /Event/Interrup rator output (wh L = 1 (inverted -high transition L = 0 (non-inve p-low transition L = 1 (inverted p-low transition L = 1 (inverted p-low transition L = 0 (non-inverted)	rding to EVPOI cleared ot occur bit <u>ted polarity):</u> polarity): polarity): of the compara t generated only hile CEVT = 0) polarity): of the compara t generated only of the compara t generated only nile CEVT = 0) polarity): of the compara	arity Select bits any change of y on high to lo ator output tor output y on low to hig tor output	the comparato	or output (while the polarity-sele	CEVT = 0) ected

ON CONTRACTOR CONTROL DECISIONER

REGISTER 20-2: CMxCON: COMPARATOR CONTROL REGISTER (CONTINUED)

- bit 5 Unimplemented: Read as '0'
- bit 4 CREF: Comparator Reference Select bit (VIN+ input)
 - 1 = VIN+ input connects to internal CVREFIN voltage
 - 0 = VIN+ input connects to CxINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits
 - 11 = VIN- input of comparator connects to INTREF
 - 10 = VIN-input of comparator connects to CXIND pin
 - 01 = VIN- input of comparator connects to CXINC pin
 - ${\tt 00}$ = VIN- input of comparator connects to CxINB pin

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
_		_	_		SELSR	CC<3:0>	
bit 15	I						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SELS	RCB<3:0>			SELSR	CA<3:0>	
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at		'1' = Bit is se		'0' = Bit is clea		x = Bit is unkr	nown
			•	0 2.1.0 0.0			
bit 15-12	Unimplem	ented: Read as	'0'				
bit 11-8	SELSRCC	<3:0>: Mask C I	nput Select bi	ts			
	1111 = Re	eserved					
	1110 = Re						
	1101 = Re						
	1100 = Re						
	1011 = Re						
	1010 = Re						
	1001 = Re 1000 = Re						
	0111 = Re						
	0110 = Re						
	0101 = PV						
	0100 = PV						
	0011 = PV	VM1H2					
	0010 = PV	VM1L2					
	0001 = PV	VM1H1					
	0000 = PV	VM1L1					
bit 7-4		<3:0>: Mask B I	nput Select bi	ts			
	1111 = Re						
	1110 = Re						
	1101 = Re						
	1100 = Re						
	1011 = Re 1010 = Re						
	1010 = Re						
	1001 = Re						
	0111 = Re						
	0110 = Re						
	0101 = PV						
	0100 = PV	VM1L3					
	0011 = PV	VM1H2					
	0010 = PV						
	0010 = PV 0001 = PV 0000 = PV	VM1H1					

REGISTER 20-3: CMxMSKSRC: COMPARATOR MASK SOURCE SELECT CONTROL REGISTER

- bit 3-0 SELSRCA<3:0>: Mask A Input Select bits
 - 1111 = Reserved 1110 = Reserved 1101 = Reserved 1100 = Reserved 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM1H3 0100 = PWM1L3 0011 = PWM1H2 0010 = PWM1L2 0001 = PWM1H1 0000 = PWM1L1

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN
bit 15		•					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN
bit 7							bit 0
Legend:							
R = Readable) bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15	HLMS: High	or Low Level N	Aasking Select	bits			
					rted ('0') compa		
			-	event any asse	rted ('1') compa	rator signal fro	m propagati
bit 14	-	ted: Read as					
bit 13		•	verted Enable I	bit			
		nnected to OF					
bit 12			0	, hit			
	OCNEN: OR Gate C Input Inverted Enable bit 1 = Inverted MCI is connected to OR gate						
			nected to OR g	ate			
bit 11	OBEN: OR Gate B Input Inverted Enable bit						
	1 = MBI is co	nnected to OF	t gate				
		t connected to	-				
bit 10		•	nverted Enable	e bit			
			ed to OR gate nected to OR g	ate			
bit 9	OAEN: OR G	ate A Input Er	nable bit				
		nnected to OF t connected to					
bit 8	OANEN: OR	Gate A Input	nverted Enable	e bit			
			ed to OR gate nected to OR g	ate			
bit 7			Output Select				
bit 7	1 = Inverted A	ANDI is conne	cted to OR gate	е			
	1 = Inverted A 0 = Inverted A	ANDI is conne ANDI is not co	cted to OR gate nnected to OR	е			
bit 7 bit 6	1 = Inverted A 0 = Inverted A PAGS: Positi	ANDI is conne ANDI is not co ve AND Gate	cted to OR gate nnected to OR Output Select	е			
	1 = Inverted A 0 = Inverted A PAGS: Positi 1 = ANDI is c	ANDI is conne ANDI is not co	cted to OR gate nnected to OR Output Select R gate	е			
	1 = Inverted A 0 = Inverted A PAGS: Positi 1 = ANDI is c 0 = ANDI is n	ANDI is conne ANDI is not co ve AND Gate connected to C tot connected	cted to OR gate nnected to OR Output Select R gate	e gate			
bit 6	1 = Inverted A 0 = Inverted A PAGS: Positir 1 = ANDI is c 0 = ANDI is n ACEN: AND 1 = MCI is co	ANDI is conne ANDI is not co ve AND Gate connected to C tot connected	cted to OR gate nnected to OR Output Select R gate to OR gate ut Inverted Ena ID gate	e gate			
bit 6	1 = Inverted A 0 = Inverted A PAGS: Positi 1 = ANDI is c 0 = ANDI is n ACEN: AND 1 = MCI is co 0 = MCI is no	ANDI is conne ANDI is not co ve AND Gate connected to C ot connected Gate A1 C Inp nnected to AN ot connected to	cted to OR gate nnected to OR Output Select R gate to OR gate ut Inverted Ena ID gate	e gate able bit			
bit 6 bit 5	1 = Inverted A 0 = Inverted A PAGS: Positi 1 = ANDI is c 0 = ANDI is n ACEN: AND 1 = MCI is co 0 = MCI is no ACNEN: AND 1 = Inverted M	ANDI is conne ANDI is not co ve AND Gate connected to C tot connected Gate A1 C Inp nnected to AN to connected to D Gate A1 C In MCI is connec	cted to OR gate nnected to OR Output Select R gate to OR gate ut Inverted Ena D gate o AND gate	e gate able bit nable bit e			
bit 6 bit 5	1 = Inverted A 0 = Inverted A PAGS: Positin 1 = ANDI is c 0 = ANDI is n ACEN: AND 1 = MCI is co 0 = MCI is no ACNEN: ANE 1 = Inverted M 0 = Inverted M	ANDI is conne ANDI is not co ve AND Gate onnected to C ot connected Gate A1 C Inp nnected to AN of connected to D Gate A1 C In MCI is connec MCI is not con	cted to OR gate nnected to OR Output Select R gate to OR gate ut Inverted Ena D gate AND gate nput Inverted Ena ted to AND gate	e gate able bit nable bit e gate			
bit 6 bit 5 bit 4	1 = Inverted A 0 = Inverted A PAGS: Positin 1 = ANDI is c 0 = ANDI is n ACEN: AND 1 = MCI is co 0 = MCI is no ACNEN: AND 1 = Inverted N 0 = Inverted N ABEN: AND 1 = MBI is co	ANDI is conne ANDI is not co ve AND Gate onnected to C ot connected Gate A1 C Inp nnected to AN of connected to D Gate A1 C In MCI is connec MCI is not con	cted to OR gate nnected to OR Output Select R gate to OR gate ut Inverted Ena D gate AND gate put Inverted Ena ted to AND gate nected to AND ut Inverted Ena D gate	e gate able bit nable bit e gate			

REGISTER 20-4: CMxMSKCON: COMPARATOR MASK GATING CONTROL REGISTER

REGISTER 20-4: CMxMSKCON: COMPARATOR MASK GATING CONTROL REGISTER

bit 2	ABNEN: AND Gate A1 B Input Inverted Enable bit
	1 = Inverted MBI is connected to AND gate0 = Inverted MBI is not connected to AND gate
bit 1	AAEN: AND Gate A1 A Input Enable bit
	1 = MAI is connected to AND gate
	0 = MAI is not connected to AND gate
bit 0	AANEN: AND Gate A1 A Input Inverted Enable bit
	1 = Inverted MAI is connected to AND gate
	0 = Inverted MAI is not connected to AND gate

U-0	U-0	U-0	U-0	U-0	U-0	U-0	I-0	
_		_	_	_	_			
bit 15		·		•		·	bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_		CFSEL<2:0>		CFLTREN		CFDIV<2:0>		
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
	CFSEL<2:0>: Comparator Filter Input Clock Select bits 111 = Reserved 110 = Reserved 101 = Timer3 100 = Timer2 011 = Reserved 010 = PWM Special Event Trigger 001 = Fosc 000 = Fcy							
bit 3	CFLTREN: Comparator Filter Enable bit 1 = Digital filter enabled 0 = Digital filter disabled							
bit 2-0	CFDIV<2:0>: Comparator Filter Clock Divide Select bits 111 = Clock Divide 1:128 110 = Clock Divide 1:64 101 = Clock Divide 1:32 100 = Clock Divide 1:16 011 = Clock Divide 1:8 010 = Clock Divide 1:4 001 = Clock Divide 1:2 000 = Clock Divide 1:1							

REGISTER 20-5: CMxFLTR: COMPARATOR FILTER CONTROL REGISTER

REGISTER 20-6: CV	/RCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER
-------------------	---

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	_	_	—	—	VREFSEL	BGSE	_<1:0>	
bit 15							bit	
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
CVREN	CVROE ⁽¹⁾	CVRR	_		CVR<	<3:0>		
bit 7							bit	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown	
bit 15-11	Unimplemen	ted: Read as '	כי					
bit 10	VREFSEL: V	oltage Referen	ce Select bit					
	1 = CVREFIN :							
		is generated by						
bit 9-8		Band Gap Re	eference Sou	rce Select bits				
	11 = INTREF = CVREF pin 10 = INTREF = 1.2V (nominal) ⁽²⁾							
	0x = Reserve		ai), '					
bit 7		nparator Voltag	e Reference	Enable bit				
		tor voltage refe						
		tor voltage refe						
bit 6	CVROE: Comparator Voltage Reference Output Enable bit ⁽¹⁾							
		evel is output or						
	0 = Voltage le	evel is disconne	cted from C	/REF pin				
bit 5	•	0	Reference R	ange Selection	bit			
	1 = CVRSRC/2							
	0 = CVRSRC/3	-						
bit 4	-	ted: Read as '						
bit 3-0		•	age Referen	ce Value Select	ion $0 \leq CVR < 3$:	$0> \le 15$ bits		
	When CVRR	<u>= ⊥:</u> VR<3:0>/24) ●						
	When CVRR							

- Note 1: CVROE overrides the TRIS bit setting.
 - 2: This reference voltage is generated internally on the device. Refer to Section 26.0 "Electrical Characteristics" for the specified voltage range.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

NOTES:

21.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

- **Note 1:** This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS39696) in the "PIC24F Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


This chapter discusses the Real-Time Clock and Calendar (RTCC) module, which is available on PIC24FJ16MC101/102 and

PIC24FJ32MC101/102/104 devices, and its operation.

- Some of the key features of the RTCC module are:
- Time: hours, minutes, and seconds
- 24-hour format (military time)
- Calendar: weekday, date, month and year
- Alarm configurable
- Year range: 2000 to 2099
- · Leap year correction
- BCD format for compact firmware
- Optimized for low-power operation
- · User calibration with auto-adjust
- Calibration range: ±2.64 seconds error per month
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the



© 2011-2012 Microchip Technology Inc.

21.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

21.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 21-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 21-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window					
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>				
00	MINUTES	SECONDS				
01	WEEKDAY	HOURS				
10	MONTH	DAY				
11	_	YEAR				

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 21-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 21-2:	ALRMVAL REGISTER
	MAPPING

ALRMPTR	Alarm Value Register Window					
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>				
00	ALRMMIN	ALRMSEC				
01	ALRMWD	ALRMHR				
10	ALRMMNTH	ALRMDAY				
11		_				

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

21.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 21-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 21-1.

EXAMPLE 21-1: SETTING THE RTCWREN BIT

MOV	#NVMKEY, W1	;move the address of NVMKEY into W1
MOV	#0x55, W2	
MOV	#0xAA, W3	
MOV	W2, [W1]	;start 55/AA sequence
MOV	W3, [W1]	
BSET	RCFGCAL, #13	;set the RTCWREN bit

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	
RTCEN ⁽²⁾	_	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPT	R<1:0>	
bit 15	·						bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			CAL	.<7:0>				
bit 7							bit	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	iown	
bit 15	RTCEN: RTC	CC Enable bit ⁽²⁾						
	1 = RTCC m	odule is enable odule is disable	d					
bit 14	Unimplemer	nted: Read as '	0'					
bit 13	RTCWREN:	RTCC Value Re	egisters Write	Enable bit				
			•	an be written to b	by the user			
	0 = RTCVAL	H and RTCVAL	L registers a	re locked out from	m being writter	n to by the user		
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit							
	resulting		ta read. If the	T registers can c register is read				
				registers can be	e read without of	concern over a	rollover ripp	
bit 11	HALFSEC: H	alf-Second Sta	tus bit ⁽³⁾					
		half period of a						
1.1.40		f period of a sec						
bit 10		CC Output Enak	DIE DIT					
		utput enabled utput disabled						
bit 9-8		-	Register Wi	ndow Pointer bit	9			
			•	registers when r		ALH and RTCV	ALL register	
				every read or wri				
	RTCVAL<15	8>:						
	00 = MINUTI	-						
	10 = MONTH 11 = Reserve							
	RTCVAL<7:0							
	00 = SECON							
		IDS						
	00 = SECON	IDS						

RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ REGISTER 21-1:

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 21-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

- Note 1: The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 21-2: PADCFO	S1: PAD CONFIGURATION CONTROL REGISTER
-----------------------	---

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0		
	—	—	—			RTSECSEL ⁽¹⁾	_		
bit 7	bit 7 bit 0								
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknow	wn		
bit 15-2	Unimplemen	ted: Read as '	0'						
bit 1	RTSECSEL:	RTCC Second	s Clock Outpu	ut Select bit ⁽¹⁾					
	 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin 								
bit 0	Unimplemen	ted: Read as '	0'						

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ALRMEN	CHIME		AMA	SK<3:0>		ALRMP	TR<1:0>		
bit 15						•	bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			ARP	T<7:0>					
bit 7							bit (
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	ALRMEN: A	Alarm Enable bit							
	1 = Alarm is	s enabled (clear	ed automatic	ally after an ala	rm event when	ever ARPT<7:0)> = 0x00 and		
	CHIME	= 0)		-					
	0 = Alarm is								
bit 14		me Enable bit							
		is enabled; ARP				00 to 0xFF			
bit 13-10		is disabled; ARF			each 0x00				
bit 13-10		0>: Alarm Mask ry half second	Configuration	I DIIS					
	0000 = Eve								
	0010 = Every 10 seconds								
	0011 = Every minute								
		ry 10 minutes							
	0101 = Eve 0110 = Onc	•							
	0110 = Onc								
	1000 = Onc								
		e a year (except	-	ured for Februa	ry 29th, once e	very 4 years)			
		erved – do not u							
h it 0 0		erved – do not u		Nindow Deinter	h:4-				
bit 9-8		<1:0>: Alarm Val	-				(ALL registers		
		corresponding / FR<1:0> value d							
	ALRMVAL<								
	00 = ALRMI								
	01 = ALRM								
	10 = ALRMI								
	11 = Unimpl								
	ALRMVAL<								
	01 = ALRMI								
	10 = ALRMI								
	11 = Unimpl								
bit 7-0	ARPT<7:0>	: Alarm Repeat	Counter Valu	e bits					
	11111111 =	= Alarm will repe	at 255 more	times					
	•								
	•								
		= Alarm will not r							
		decrements on $CHIME = 1.$	any alarm ev	ent. The counte	r is prevented	trom rolling ove	r from 0x00 t		

REGISTER 21-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

REGISTER 21-4: RTCVAL (WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	YRTEN	l<3:0>		YRONE<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-4	YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit; contains a value from 0 to 9
bit 3-0	YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; contains a value from 0 to 9

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 21-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0	MTHONE<3:0>			
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN<1:0>		DAYONE<3:0>			
bit 7							bit 0

Legend:				
R = Readable bit	= Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13Unimplemented: Read as '0'bit 12MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1bit 11-8MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9bit 7-6Unimplemented: Read as '0'bit 5-4DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3bit 3-0DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9Note 1: A write to this register is only allowed when RTCWREN = 1.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

REGISTER 21-6: RTCVAL (WHEN RTCPTR<1:0> = 01): WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—		WDAY<2:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	HRTEN<1:0>			HRON	E<3:0>	
bit 7		•					bit 0

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 21-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	MINTEN<2:0>			MINONE<3:0>			
bit 15							bit 8

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	SECTEN<2:0>			SECONE<3:0>			
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

REGISTER 21-8:	ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE
	REGISTER ⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0		MTHON	IE<3:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTE	N<1:0>		DAYON	IE<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 21-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN	N<1:0>		HRONI	E<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 21-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	MINTEN<2:0>			MINON	E<3:0>	
						bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
;	SECTEN<2:0>			SECON	IE<3:0>	
			•			bit 0
	R/W-x	R/W-x R/W-x	MINTEN<2:0>	R/W-x R/W-x R/W-x R/W-x	MINTEN<2:0> MINON R/W-x R/W-x R/W-x	MINTEN<2:0> MINONE<3:0> R/W-x R/W-x R/W-x R/W-x

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5

bit 11-8 MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9 bit 7 Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

22.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Charge Time Measurement Unit (CTMU)" (DS39724) in the "PIC24F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:


- Four edge input trigger sources
- · Polarity control for each edge source
- · Control of edge sequence
- · Control of response to edges
- Precise time measurement resolution of 1 ns
- Accurate current source suitable for capacitive measurement
- On-chip temperature measurement using a built-in diode

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock.

The CTMU module is ideal for interfacing with capacitive-based sensors.The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 enables the module, the Edge delay generation, sequencing of edges and controls the current source and the output trigger. CTMUCON2 controls the edge source selection, edge source polarity selection and edge sampling mode. The CTMUICON register controls the selection and trim of the current source.

Figure 22-1 shows the CTMU block diagram.





R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CTMUEN		CTMUSIDL	TGEN ⁽¹⁾	EDGEN	EDGSEQEN	IDISSEN ⁽²⁾	CTTRIG	
bit 15							bit	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	—	_	_	—	—		
bit 7							bit	
Legend:								
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own	
bit 15	CTMUEN: CT	MU Enable bit						
	1 = Module is enabled							
	0 = Module is	s disabled						
bit 14	Unimplemen	ted: Read as '0)'					
bit 13	CTMUSIDL: 3	Stop in Idle Moo	le bit					
		ue module ope module operat			le mode			
bit 12		Generation Ena						
		edge delay gen						
		edge delay ger						
bit 11	EDGEN: Edg	e Enable bit						
	1 = Edges ar							
	0 = Edges ar							
bit 10		EDGSEQEN: Edge Sequence Enable bit						
		vent must occu sequence is ne		2 event can o	ccur			
bit 9	•	alog Current Sc		,it(2)				
DIL 9		urrent source o						
		urrent source o						
bit 8	CTTRIG: Trig	ger Control bit	C C					
	-	utput is enabled	ł					
	0 = Trigger o	utput is disable	d					
	Unimplemen							

REGISTER 22-1: CTMUCON1: CTMU CONTROL REGISTER 1

Note 1: If TGEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select".

2: The ADC module Sample & Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitance measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
EDG1MOD	EDG1POL		EDG1S	SEL<3:0>		EDG2STAT	EDG1STAT			
bit 15	·						bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0			
EDG2MOD	EDG2POL		EDG28	SEL<3:0>			—			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	oit	U = Unimplem	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	nown			
bit 15		Edge 1 Edge Sa		tion bit						
		edge sensitive level sensitive								
bit 14	•	dge 1 Polarity								
		rogrammed for		e response						
	• •	rogrammed for	•							
bit 13-10	EDG1SEL<3:	0>: Edge 1 So	urce Select bit	s						
	1xxx = Reserved									
	01xx = Reserved 0011 = CTED1 pin									
	0011 = CTED1 pin $0010 = CTED2 pin$									
	0001 = OC1 I	module								
	0000 = Timer									
bit 9		Edge 2 Status b								
	Indicates the 1 = Edge 2 h		2 and can be	written to contro	I the edge sou	urce.				
		as occurred as not occurred	1							
bit 8	•	Edge 1 Status b								
		-		written to contro	l the edge sou	urce.				
	1 = Edge 1 h									
	-	as not occurred								
bit 7		Edge 2 Edge Sa		tion bit						
		edge sensitive	;							
bit 6	 0 = Edge 2 is level sensitive EDG2POL: Edge 2 Polarity Select bit 									
Sit 0				e response						
	 1 = Edge 2 programmed for a positive edge response 0 = Edge 2 programmed for a negative edge response 									
bit 5-2	EDG2SEL<3:	0>: Edge 2 So	urce Select bit	ts						
	1xxx = Rese									
	01xx = Reser									
	0011 = CTED 0010 = CTED									
		arator 2 modul	e							
	0000 = IC1 m	odule								

REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
		ITRIM	1<5:0>			IRNG<1:0>						
bit 15							bit					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
—	—	—		—	—	—	<u> </u>					
bit 7							bi					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own					
bit 15-10	ITRIM<5:0>: Current Source Trim bits											
	011111 = Nominal current output specified by IRNG<1:0> + 62%											
	011110 = Nominal current output specified by IRNG<1:0> + 60%											
	•											
	•											
	•											
	• • 000001 = N	ominal current o										
	• • 000001 = Ne 000000 = Ne	ominal current o	utput specifie	d by IRNG<1:0>	•							
	• • 000001 = Ne 000000 = Ne 111111 = Ne		utput specifie	d by IRNG<1:0>	•							
	• • 000001 = Ne 000000 = Ne	ominal current o	utput specifie	d by IRNG<1:0>	•							
	• • 000001 = Ne 000000 = Ne 111111 = Ne	ominal current o	utput specifie	d by IRNG<1:0>	•							
	• 000001 = N 000000 = N 111111 = N •	ominal current o ominal current o	output specified	d by IRNG<1:0> d by IRNG<1:0>	- 2%							
	• • 000001 = Ne 000000 = Ne 111111 = Ne • • • 100010 = Ne	ominal current o ominal current o ominal current o	output specifie output specifie output specifie	d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0>	- 2% - 62%							
bit 9-8	• • 000001 = Ne 000000 = Ne 111111 = Ne • • 100010 = Ne 100001 = Ne	ominal current o ominal current o ominal current o ominal current o	output specified output specified output specified output specified	d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0>	- 2% - 62%							
bit 9-8	• • 000001 = Ne 000000 = Ne 111111 = Ne • • 100010 = Ne 100001 = Ne IRNG<1:0>:	ominal current o ominal current o ominal current o ominal current o Current Source	output specified output specified output specified output specified	d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0>	- 2% - 62%							
bit 9-8	• • 000001 = Ne 000000 = Ne 111111 = Ne • • 100010 = Ne 100001 = Ne IRNG<1:0>:	ominal current o ominal current o ominal current o ominal current o Current Source Base Current ⁽¹⁾	output specified output specified output specified output specified	d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0>	- 2% - 62%							
bit 9-8	• • 000001 = No 000000 = No 111111 = No • • 100010 = No 100001 = No IRNG<1:0>: 11 = 100 × Ba 10 = 10 × Ba	ominal current o ominal current o ominal current o ominal current o Current Source Base Current ⁽¹⁾	output specified output specified output specified utput specified Range Select	d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0>	- 2% - 62%							
bit 9-8	• • 000001 = No 000000 = No 111111 = No • • 100010 = No 100001 = No IRNG<1:0>: 11 = 100 × Ba 10 = 10 × Ba	ominal current o ominal current o ominal current o ominal current o Current Source Base Current ⁽¹⁾ ase Current urrent level (0.55	output specified output specified output specified utput specified Range Select	d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0> d by IRNG<1:0>	- 2% - 62%							

REGISTER 22-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

Note 1: This setting must be used for the CTMU temperature sensor.

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

NOTES:

23.0 SPECIAL FEATURES

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer (WDT)" (DS39697) and Section 33. "Programming and Diagnostics" (DS39716) in the "PIC24F Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.
 - 3: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible configuration
- Watchdog Timer (WDT)
- Code Protection
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit emulation

23.1 Configuration Bits

The Configuration Shadow register bits can be configured (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These readonly bits are mapped starting at program memory location 0xF80000. A detailed explanation of the various bit functions is provided in Table 23-4.

Note that address 0xF80000 is beyond the user program memory space and belongs to the configuration memory space (0x800000-0xFFFFF) which can only be accessed using table reads.

In PIC24FJ16MC101/102 and PIC24FJ32MC101/102/ 104 devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the two words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 23-2. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

Note:	Configuration data is reloaded on all types
	of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

TABLE 23-1: CONFIGURATION SHADOW REGISTER MAP

File Name	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
FGS	F80004	—	—	—	GCP		GCP	GWRP			
FOSCSEL	F80006	IESO	PWMLOCK	—	WDTW	WDTWIN<1:0>			FNOSC<2:0>		
FOSC	F80008	FCKSM	M<1:0>	IOL1WAY	—	—	OSCIOFNC	POSCMD<1:0>			
FWDT	F8000A	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOST<3:0>				
FPOR	F8000C	PWMPIN	HPOL	LPOL	ALTI2C1	—	-	—	—		
FICD	F8000E	Reserved ⁽¹⁾	—	Reserved ⁽²⁾	Reserved ⁽²⁾	—	—	ICS<	:1:0>		

Legend: — = unimplemented, read as '1'.

Note 1: This bit is reserved for use by development tools and must be programmed as '1'.

2: This bit is reserved; program as '0'.

The Configuration Flash Words map is shown in Table 23-2.

TABLE 23-2: CONFIGURATION FLASH WORDS FOR PIC24FJ16MC10X DEVICES

File Name	Addr.	Bits 23-16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2	002BFC	—	IESO	PWMLOCK(2)	PWMPIN ⁽²⁾	WDT	WIN<1:0>	FNO	SC<2:0	>	FCKSM	l<1:0>	OSCIOFNC	IOL1WAY	LPOL ⁽²⁾	ALTI2C1	POSCM	ID<1:0>
CONFIG1	002BFE	_	Reserved ⁽³⁾	Reserved ⁽³⁾	GCP	GWRP	Reserved ⁽⁴⁾	HPOL ⁽²⁾	ICS<	1:0>	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOS	DTPOST<3:0>	

Legend: — = unimplemented, read as '1'.

Note 1: During a Power-on Reset (POR), the contents of these Flash locations are transferred to the Configuration Shadow registers.

2: This bit is reserved on PIC24FJ16MC10X devices and reads as '1'.

3: This bit is reserved; program as '0'.

4: This bit is reserved for use by development tools and must be programmed as '1'.

TABLE 23-3: CONFIGURATION FLASH WORDS FOR PIC24FJ32MC10X DEVICES

File Name	Addr.	Bits 23-16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2	0057FC	_	IESO	PWMLOCK(2)	PWMPIN ⁽²⁾	WDT\	VIN<1:0>	FNO	SC<2:0;	>	FCKSM	l<1:0>	OSCIOFNC	IOL1WAY	LPOL ⁽²⁾	ALTI2C1	POSCM	ID<1:0>
CONFIG1	0057FE	_	Reserved ⁽³⁾	Reserved ⁽³⁾	GCP	GWRP	Reserved ⁽⁴⁾	HPOL ⁽²⁾	ICS<	1:0>	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOS	POST<3:0>	

Legend: — = unimplemented, read as '1'.

Note 1: During a Power-on Reset (POR), the contents of these Flash locations are transferred to the Configuration Shadow registers.

2: This bit is reserved on PIC24FJ32MC10X devices and reads as '1'.

3: This bit is reserved; program as '0'.

4: This bit is reserved for use by development tools and must be programmed as '1'.

Bit Field	Description
GCP	General Segment Code-Protect bit 1 = User program memory is not code-protected 0 = Code protection is enabled for the entire program memory space
GWRP	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
PWMLOCK	PWM Lock Enable bit 1 = Certain PWM registers may only be written after key sequence 0 = PWM registers may be written without key
WDTWIN<1:0>	Watchdog Window Select bits 11 = WDT Window is 25% of WDT period 10 = WDT Window is 37.5% of WDT period 01 = WDT Window is 50% of WDT period 00 = WDT Window is 75% of WDT period
FNOSC<2:0>	Oscillator Selection bits 111 = Fast RC Oscillator with divide-by-N (FRCDIVN) 110 = Reserved; do not use 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (Sosc) 011 = Primary Oscillator with PLL module (MS + PLL, EC + PLL) 010 = Primary Oscillator (MS, HS, EC) 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIVN + PLL) 000 = Fast RC Oscillator (FRC)
FCKSM<1:0>	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	Peripheral pin select configuration 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
OSCIOFNC	OSC2 Pin Function bit (except in MS and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode (10 MHz - 32 MHz) 01 = MS Crystal Oscillator mode (3 MHz - 10 MHz) 00 = EC (External Clock) mode (DC - 32 MHz)
FWDTEN	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32

TABLE 23-4: PIC24F CONFIGURATION BITS DESCRIPTION

Bit Field	Description
WDTPOST<3:0>	Watchdog Timer Postscaler bits
	1111 = 1:32,768
	1110 = 1:16,384
	•
	•
	0001 = 1:2
	0000 = 1:1
PLLKEN	PLL Lock Enable bit
	1 = Clock switch to PLL will wait until the PLL lock signal is valid
	0 = Clock switch will not wait for the PLL lock signal
ALTI2C	Alternate I ² C pins
	$1 = I^2 C^{TM}$ mapped to SDA1/SCL1 pins
	0 = I ² C mapped to ASDA1/ASCL1 pins
ICS<1:0>	ICD Communication Channel Select bits
	11 = Communicate on PGEC1 and PGED1
	10 = Communicate on PGEC2 and PGED2
	01 = Communicate on PGEC3 and PGED3
	00 = Reserved, do not use
PWMPIN	Motor Control PWM Module Pin Mode bit
	1 = PWM module pins controlled by PORT register at device Reset (tri-stated)
	0 = PWM module pins controlled by PWM module at device Reset (configured as output pins)
HPOL	Motor Control PWM High Side Polarity bit
	1 = PWM module high side output pins have active-high output polarity
	0 = PWM module high side output pins have active-low output polarity
LPOL	Motor Control PWM Low Side Polarity bit
	1 = PWM module low side output pins have active-high output polarity
	0 = PWM module low side output pins have active-low output polarity

TABLE 23-4: PIC24F CONFIGURATION BITS DESCRIPTION (CONTINUED)

REGISTER 23-1: DEVID: DEVICE ID REGISTER

R	R	R	R	R	R	R	R
			DEVID	<23:16>			
bit 23							bit 16
R	R	R	R	R	R	R	R
			DEVID	<15:8>			
bit 15							bit 8
R	R	R	R	R	R	R	R
			DEVID	0<7:0>			
bit 7							bit 0
Legend:	R = Read-Only bit			U = Unimplen	nented bit		

bit 23-0 **DEIDV<23:0>:** Device Identifier bits

Note 1: Refer to the "PIC24FJXXMC Family Flash Programming Specification" (DS70512) for the list of device ID values.

REGISTER 23-2: DEVREV: DEVICE REVISION REGISTER

R	R	R	R	R	R	R
		DEVREV	/<23:16>			
						bit 16
						_
R	R	R	R	R	R	R
		DEVRE	√<15:8>			
						bit 8
R	R	R	R	R	R	R
		DEVRE	V<7:0>			
						bit 0
R = Read-only bit			U = Unimpler	nented bit		
	R R R R R = Read-only bit	R R R R	R R R DEVREV DEVREV R R R DEVRE	DEVREV<23:16> R R R DEVREV<15:8> DEVREV<15:8> R R R R DEVREV<7:0> DEVREV<7:0>	DEVREV<23:16> R R R R DEVREV<15:8> R R R R R R R DEVREV<15:8> DEVREV<15:8> Comparison of the second sec	DEVREV<23:16> R R R R R DEVREV<15:8>

bit 23-0 **DEVREV<23:0>:** Device Revision bits⁽¹⁾

Note 1: Refer to the "*PIC24FJXXMC Family Flash Programming Specification*" (DS75012) for the list of device revision values.

23.2 On-Chip Voltage Regulator


All of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 23-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 26-13 located in Section 26.0 "Electrical Characteristics".

Note:	It is important for low-ESR capacitors to
	be placed as close as possible to the VCAP
	pin.

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 23-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2,3)



23.3 BOR: Brown-out Reset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

23.4 Watchdog Timer (WDT)

For PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

23.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler, and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

23.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3> and RCON<2>, respectively) will need to be cleared in software after the device wakes up.

23.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.




FIGURE 23-2: WDT BLOCK DIAGRAM

23.5 In-Circuit Serial Programming

The PIC24FJ16MC101/102 and PIC24FJ32MC101/ 102/104 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "*PIC24FJXXMC Family Flash Programming Specification*" (DS70512) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

23.6 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSS, and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

24.0 INSTRUCTION SET SUMMARY

- Note 1: This data sheet summarizes the features of the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the "PIC24F Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - 2: It is important to note that the specifications in Section 26.0 "Electrical Characteristics" of this data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.

The PIC24F instruction set adds many enhancements to the previous $\text{PIC}^{\textcircled{B}}$ MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · Control operations

Table 24-1 shows the general symbols used in describing the instructions.

The PIC24FXXXX instruction set summary in Table 24-2 lists all the instructions, along with the status flags affected by each instruction. Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The control instructions can use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

Most instructions are a single word. Certain doubleword instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual* (DS70157).

TABLE 24-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal $\in \{031\}$
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ {Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd]}
Wdo	Destination W register ∈ {Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb]}
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
· · · · · · · · · · · · · · · · · · ·	

TABLE 24-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)
-------------	---

Field	Description
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ {Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws]}
Wso	Source W register ∈ {Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb]}

TABLE 24-2: INSTRUCTION SET OVERVIEW

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
	ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
	ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
	ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
AND	AND	f	f = f .AND. WREG	1	1	N,Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
	BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
	BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
	BRA	GT,Expr	Branch if greater than	1	1 (2)	None
	BRA	GTU,Expr	Branch if unsigned greater than	1	1 (2)	None
	BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
	BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
	BRA	LT,Expr	Branch if less than	1	1 (2)	None
	BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
	BRA	N,Expr	Branch if Negative	1	1 (2)	None
	BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
	BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
	BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
	BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
	BRA	OA,Expr	Branch if Accumulator A overflow	1	1 (2)	None
	BRA	OB,Expr	Branch if Accumulator B overflow	1	1 (2)	None
	BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
	BRA	SA,Expr	Branch if Accumulator A saturated	1	1 (2)	None
	BRA	SB,Expr	Branch if Accumulator B saturated	1	1 (2)	None
	BRA	Expr	Branch Unconditionally	1	2	None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None
BSET	BSET	f,#bit4	Bit Set f	1	1	None
	BSET	Ws,#bit4	Bit Set Ws	1	1	None
BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

TABLE 24 Assembly				# of	# of	Status Flags
Mnemonic		Assembly Syntax	Description	Words	Cycles	Affected
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
	BTSTS. C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS. Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call subroutine	2	2	None
	CALL	Wn	Call indirect subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
	CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SE
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
COM	COM	f	f = f	1	1	N,Z
	СОМ	f,WREG	WREG = \overline{f}	1	1	N,Z
	СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
CI	CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
010	CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
CID	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
	CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z
CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
	DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
	DEC2	f,WREG	WREG = $f - 2$	1	1	C,DC,N,OV,Z
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
	DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
GOTO	GOTO	Expr	Go to address	2	2	None
	GOTO	Wn	Go to indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
	INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
	INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
	LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
	MOV	f	Move f to f	1	1	N,Z
	MOV	f,WREG	Move f to WREG	1	1	None
	MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wso,Wdo	Move Ws to Wd	1	1	None
	MOV	WREG, f	Move WREG to f	1	1	None
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
	NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
	NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
	NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
	PUSH.S		Push Shadow Registers	1	1	None
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software device Reset	1	1	None
RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
-	SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
SETM	SETM	f	f = 0xFFFF	1	1	None
	SETM	WREG	WREG = 0xFFFF	1	1	None
	SETM	Ws	Ws = 0xFFFF	1	1	None
SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
	SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB
SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
	SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
	SUB	f	f = f - WREG	1	1	C,DC,N,OV,Z
	SUB	f,WREG	WREG = f - WREG	1	1	C,DC,N,OV,Z
	SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z
	SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	C,DC,N,OV,Z
	SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
	SUBB	f,WREG	$WREG = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
	SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
	SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
	SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
	SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
	SUBBR	f,WREG	WREG = WREG - f - (\overline{C})	1	1	C,DC,N,OV,Z
	SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
	SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
SWAP	SWAP.b		Wn = nibble swap Wn	1	1	None
	SWAP	Wn	Wn = byte swap Wn	1	1	None
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

25.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

25.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

25.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

25.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

25.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

25.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

25.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

25.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

25.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

25.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

25.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

25.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

25.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

26.0 ELECTRICAL CHARACTERISTICS

Note: It is important to note that the specifications in this chapter of the data sheet, supercede any specifications that may be provided in PIC24F Family Reference Manual sections.

This section provides an overview of PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽³⁾	
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(3)}$	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(3)}$	0.3V to 3.6V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	250 mA
Maximum output current sourced and sunk by any I/O pin excluding OSCO	15 mA
Maximum output current sourced and sunk by OSCO	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2: Maximum allowable current is a function of device maximum power dissipation (see Table 26-2).

3: See the "Pin Diagrams" section for 5V tolerant pins.

26.1 DC Characteristics

TABLE 26-1: OPERATING MIPS VS. VOLTAGE

	Voo Bongo	Tomp Bongo	Max MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104
DC5	VBOR-3.6V ⁽¹⁾	-40°C to +85°C	16
	VBOR-3.6V ⁽¹⁾	-40°C to +125°C	16

Note 1: Overall functional device operation at VBOR < VDD < VDDMIN is guaranteed but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN.

TABLE 26-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	Pint + Pi/o			W
I/O Pin Power Dissipation: I/O = Σ ({VDD - VOH} x IOH) + Σ (VOL x IOL)					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θ.	IA	W

TABLE 26-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 28-pin SPDIP	θја	50	—	°C/W	1
Package Thermal Resistance, 20-pin SOIC	θја	63	_	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θja	55		°C/W	1
Package Thermal Resistance, 20-pin SSOP	θja	90	_	°C/W	1
Package Thermal Resistance, 28-pin SSOP	θја	71	_	°C/W	1
Package Thermal Resistance, 28-pin QFN (6x6 mm)	θја	37		°C/W	1
Package Thermal Resistance, 36-pin VTLA (5x5 mm)	θја	31.1	_	°C/W	1
Package Thermal Resistance, 44-pin TQFP	θја	45	_	°C/W	1,2
Package Thermal Resistance, 44-pin QFN	θja	32	—	°C/W	1,2
Package Thermal Resistance, 44-pin VTLA	θja	30	_	°C/W	1,2

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

2: This package is available in PIC24FJ32MC101/102/104 devices only.

DC CHA	ARACTER	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
Operati	ng Voltag	e					
DC10	Vdd	Supply Voltage ⁽³⁾	3.0	—	3.6	V	Industrial and Extended
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	—	—	V	—
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	Vss	V	_
DC17	SVDD	V DD Rise Rate to ensure internal Power-on Reset signal	0.024	—	—	V/ms	0-2.4V in 0.1s

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: Overall functional device operation at VBOR < VDD < VDDMIN is guaranteed but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN.

TABLE 26-5: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Тур	Max	Units	Conditions
BO10	VBOR	BOR Event on VDD tra high-to-low	2.40	2.48	2.55	V	See Note 2	

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: Overall functional device operation at VBOR < VDD < VDDMIN is guaranteed but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN.

TABLE 26-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Parameter No.	Typical ⁽¹⁾	Max	Units		Conditions			
Operating Cur	rent (IDD) ⁽²⁾ –	PIC24FJ16	MC101/102 De	vices				
DC20d	0.7	1.7	mA	-40°C				
DC20a	0.7	1.7	mA	+25°C	3.3V	LPRC (31 kHz) ⁽³⁾		
DC20b	1.0	1.7	mA	+85°C	3.3V			
DC20c	1.3	1.7	mA	+125°C				
DC21d	1.9	2.6	mA	-40°C		1 MIPS ⁽³⁾		
DC21a	1.9	2.6	mA	+25°C	3.3V			
DC21b	1.9	2.6	mA	+85°C		T MIPS		
DC21c	2.0	2.6	mA	+125°C				
DC22d	6.5	8.5	mA	-40°C		4 MIPS ⁽³⁾		
DC22a	6.5	8.5	mA	+25°C	3.3V			
DC22b	6.5	8.5	mA	+85°C	3.3V	4 MIP 5 4		
DC22c	6.5	8.5	mA	+125°C				
DC23d	12.2	16	mA	-40°C				
DC23a	12.2	16	mA	+25°C	3.3V	10 MIPS ⁽³⁾		
DC23b	12.2	16	mA	+85°C	3.3V	10 1011950		
DC23c	12.2	16	mA	+125°C	7			
DC24d	16	21	mA	-40°C				
DC24a	16	21	mA	+25°C	2.21/			
DC24b	16	21	mA	+85°C	- 3.3V	16 MIPS		
DC24c	16	21	mA	+125°C	7			

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail

- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- CPU executing while(1) statement
- **3:** These parameters are characterized, but not tested in manufacturing.

DC CHARACT	ERISTICS		Standard Op (unless othe Operating te	lustrial xtended			
Parameter No.	Typical ⁽¹⁾	Мах	Units		Conditions		
Operating Cur	rent (IDD) ⁽²⁾ –	PIC24FJ32N	/IC101/102/104	4 Devices			
DC20d	1.7	_	mA	-40°C			
DC20a	1.7	_	mA	+25°C	3.3V	LPRC (31 kHz) ⁽³⁾	
DC20b	1.7	_	mA	+85°C	3.3V		
DC20c	1.7	_	mA	+125°C			
DC21d	2.6	_	mA	-40°C		1 MIPS ⁽³⁾	
DC21a	2.6	_	mA	+25°C	2.21/		
DC21b	2.6		mA	+85°C	- 3.3V		
DC21c	2.6		mA	+125°C			
DC22d	8.5	_	mA	-40°C		4 MIPS ⁽³⁾	
DC22a	8.5	_	mA	+25°C	- 3.3V		
DC22b	8.5	_	mA	+85°C	3.3V	4 10112507	
DC22c	8.5	_	mA	+125°C			
DC23d	16	_	mA	-40°C			
DC23a	16	_	mA	+25°C	- 3.3V	10 MIPS ⁽³⁾	
DC23b	16	_	mA	+85°C	3.3V		
DC23c	16		mA	+125°C	7		
DC24d	21	_	mA	-40°C			
DC24a	21	_	mA	+25°C	2.21/		
DC24b	21	_	mA	+85°C	- 3.3V	16 MIPS	
DC24c	21	—	mA	+125°C	7		

TABLE 26-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)

Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- · Oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- · CLKO is configured as an I/O input pin in the Configuration word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- CPU executing while (1) statement
- 3: These parameters are characterized, but not tested in manufacturing.

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Parameter No.	Typical ⁽¹⁾	Max	Units		Conditions		
Idle Current (II	DLE): Core OF	F Clock ON	Base Curren	t ⁽²⁾ – PIC24FJ16M	C101/102 Devices		
DC40d	0.6	1.6	mA	-40°C			
DC40a	0.6	1.6	mA	+25°C	_	LPRC (31 kHz) ⁽³⁾	
DC40b	0.9	1.6	mA	+85°C	3.3V		
DC40c	1.2	1.6	mA	+125°C			
DC41d	0.5	1.1	mA	-40°C		1 MIPS ⁽³⁾	
DC41a	0.5	1.1	mA	+25°C	3.3V		
DC41b	0.5	1.1	mA	+85°C			
DC41c	0.8	1.1	mA	+125°C			
DC42d	0.9	1.6	mA	-40°C		4 MIPS ⁽³⁾	
DC42a	0.9	1.6	mA	+25°C	2.21/		
DC42b	1.0	1.6	mA	+85°C	- 3.3V	4 101175(**	
DC42c	1.2	1.6	mA	+125°C			
DC43a	1.6	2.6	mA	+25°C			
DC43d	1.6	2.6	mA	-40°C	3.3V	10 MIPS ⁽³⁾	
DC43b	1.7	2.6	mA	+85°C	3.3V	TO MIPS 9	
DC43c	2	2.6	mA	+125°C			
DC44d	2.4	3.8	mA	-40°C			
DC44a	2.4	3.8	mA	+25°C	2.01/	16 MIPS ⁽³⁾	
DC44b	2.6	3.8	mA	+85°C	- 3.3V	10 1011-30	
DC44c	2.9	3.8	mA	+125°C			

TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base Idle current is measured as follows:

CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail

- CLKO is configured as an I/O input pin in the Configuration word
- External Secondary Oscillator (Sosc) is disabled (i.e., SOSCO and SOSCI pins are configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- The VREGS bit (RCON<8>) = 1
- **3:** These parameters are characterized, but not tested in manufacturing.

DC CHARACT	ERISTICS		(unless othe	perating Conditions erwise stated) mperature -40°C -40°C		
Parameter No.	Typical ⁽¹⁾	Max	Units		Conditions	
Idle Current (II	DLE): Core OF	F Clock ON	Base Curren	t ⁽²⁾ – PIC24FJ32MC	C101/102/104 Devi	ces
DC40d	1.6	_	mA	-40°C		
DC40a	1.6	_	mA	+25°C	-	LPRC (31 kHz) ⁽³⁾
DC40b	1.6	_	mA	+85°C	3.3V	
DC40c	1.6	—	mA	+125°C		
DC41d	1.1	_	mA	-40°C		1 MIPS ⁽³⁾
DC41a	1.1	_	mA	+25°C	3.3V	
DC41b	1.1	—	mA	+85°C		
DC41c	1.1	_	mA	+125°C	-	
DC42d	1.6	—	mA	-40°C		4 MIPS ⁽³⁾
DC42a	1.6	—	mA	+25°C	3.3∨	
DC42b	1.6	—	mA	+85°C	3.3V	4 101153 7
DC42c	1.6	_	mA	+125°C	-	
DC43a	2.6	—	mA	+25°C		
DC43d	2.6	_	mA	-40°C	3.3V	10 MIPS ⁽³⁾
DC43b	2.6	_	mA	+85°C	3.3V	TO MIPS W
DC43c	2.6	_	mA	+125°C		
DC44d	3.8	_	mA	-40°C		
DC44a	3.8		mA	+25°C	3.3V	16 MIPS ⁽³⁾
DC44b	3.8		mA	+85°C		
DC44c	3.8	_	mA	+125°C	1	

TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base Idle current is measured as follows:

- CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLKO is configured as an I/O input pin in the Configuration word
- External Secondary Oscillator (Sosc) is disabled (i.e., SOSCO and SOSCI pins are configured as digital I/O inputs)
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- The VREGS bit (RCON<8>) = 1
- 3: These parameters are characterized, but not tested in manufacturing.

DC CHARAC	TERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Typical ⁽¹⁾	Мах	Units			Conditions			
Power-Down	Current (IPD)	⁽²⁾ – PIC24F	J16MC1001/	102 Devices					
DC60d	27	250	μA	-40°C					
DC60a	32	250	μA	+25°C	3.3V	Base Power-Down Current ^(3,4)			
DC60b	43	250	μA	+85°C	3.3V	base Fower-Down Currents?			
DC60c	150	500	μA	+125°C					
DC61d	420	600	μA	-40°C					
DC61a	420	600	μA	+25°C	3.3V	Watchdog Timer Current: ΔIWDT ^(3,5)			
DC61b	530	750	μA	+85°C	3.3V				
DC61c	620	900	μA	+125°C					
Power-Down	Current (IPD)	⁽²⁾ – PIC24F	J32MC101/1	02/104 Devi	ces				
DC60d	250	—	μA	-40°C					
DC60a	250	—	μA	+25°C	3.3V	Base Power-Down Current ^(3,4)			
DC60b	250	—	μA	+85°C	3.3 V	Base Fower-Down Current			
DC60c	500	_	μA	+125°C					
DC61d	600	_	μA	-40°C					
DC61a	600	—	μA	+25°C	2 21/	Watchdog Timer Current: ∆IwDT ^(3,5)			
DC61b	750	_	μA	+85°C	3.3V				
DC61c	900	_	μA	+125°C					

TABLE 26-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: IPD (Sleep) current is measured as follows:

- CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- · CLKO is configured as an I/O input pin in the Configuration word
- External Secondary Oscillator (Sosc) is disabled (i.e., SOSCO and SOSCI pins are configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all ones)
- VREGS bit (RCON<8>) = 1 (i.e., core regulator is set to stand-by while the device is in Sleep mode)
- On applicable devices, RTCC is disabled plus the VREGS bit (RCON<8>) = 1
- 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.
- **5:** These parameters are characterized, but not tested in manufacturing.

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical ⁽¹⁾	Max	Doze Ratio ⁽²⁾	Units		Conditions		
Doze Current (IDO	ze) ⁽²⁾ – PIC24FJ1	6MC101/102 D	evices					
DC73a	13.2	17.2	1:2	mA				
DC73f	4.7	6.2	1:64	mA	-40°C	3.3V	16 MIPS	
DC73g	4.7	6.2	1:128	mA				
DC70a	13.2	17.2	1:2	mA				
DC70f	4.7	6.2	1:64	mA	+25°C	3.3V	16 MIPS	
DC70g	4.7	6.2	1:128	mA				
DC71a	13.2	17.2	1:2	mA				
DC71f	4.7	6.2	1:64	mA	+85°C	3.3V	16 MIPS	
DC71g	4.7	6.2	1:128	mA				
DC72a	13.2	17.2	1:2	mA				
DC72f	4.7	6.2	1:64	mA	+125°C	3.3V	16 MIPS	
DC72g	4.7	6.2	1:128	mA				
Doze Current (IDO	ze) ⁽²⁾ – PIC24FJ3	2MC101/102/10	04 Devices					
DC73a	17.2	_	1:2	mA				
DC73f	6.2	_	1:64	mA	-40°C	3.3V	16 MIPS	
DC73g	6.2	_	1:128	mA				
DC70a	17.2		1:2	mA				
DC70f	6.2	_	1:64	mA	+25°C	3.3V	16 MIPS	
DC70g	6.2		1:128	mA				
DC71a	17.2		1:2	mA				
DC71f	6.2	_	1:64	mA	+85°C	3.3V	16 MIPS	
DC71g	6.2		1:128	mA				
DC72a	17.2		1:2	mA				
DC72f	6.2		1:64	mA	+125°C	3.3V	16 MIPS	
DC72g	6.2	_	1:128	mA				

TABLE 26-9: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

- Oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroes)
- CPU executing while(1) statement

DC CHA	ARACTER	ISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions		
	VIL	Input Low Voltage							
DI10		I/O pins	Vss	—	0.2 Vdd	V			
DI15		MCLR	Vss	—	0.2 Vdd	V			
DI18		I/O Pins with SDAx, SCLx	Vss	—	0.3 Vdd	V	SMBus disabled		
DI19		I/O Pins with SDAx, SCLx	Vss	—	0.8	V	SMBus enabled		
	Vih	Input High Voltage							
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.7 Vdd 0.7 Vdd	_	Vdd 5.5	V V	—		
DI28		SDAx, SCLx	0.7 Vdd	—	5.5	V	SMBus disabled		
DI29		SDAx, SCLx	2.1	—	5.5	V	SMBus enabled		
	ICNPU	CNx Pull-up Current							
DI30			50	250	400	μΑ	VDD = 3.3V, VPIN = VSS		
DI50	lıL.	Input Leakage Current ^(2,3) I/O pins 5V Tolerant ⁽⁴⁾	_		±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance		
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±1	μΑ	VSS \leq VPIN \leq VDD, Pin at high-impedance, -40°C \leq TA \leq +85°C		
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±2	μA	Shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$		
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±3.5	μA	Vss \leq VPIN \leq VDD, Pin at high-impedance, -40°C \leq TA \leq +125°C		
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±8	μA	Analog pins shared with exter- nal reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$		
DI55		MCLR	—	—	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$		
DI56		OSC1	_	—	±2	μA	$\label{eq:VSS} \begin{split} &V\text{SS} \leq V\text{PIN} \leq V\text{DD}, \\ &X\text{T and HS modes} \end{split}$		

TABLE 26-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.
- 5: VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions						
DI60a	licl	Input Low Injection Current	0	-5 ^(5,8)	_	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, and RB14		
DI60b	Іісн	Input High Injection Current	0	+5 ^{(6,7,} 8)	_	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, RB14, and digital 5V- tolerant designated pins		
DI60c	∑ IICT	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁹⁾	+20 ⁽⁹⁾	_	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT		

TABLE 26-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.
- **5:** VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - All pins excluding OSCO		_	0.4	V	IOL ≤ 6 mA, VDD = 3.3V See Note 1		
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSCO	_	_	0.4	V	$\label{eq:IOL} \begin{array}{l} \text{IOL} \leq 10 \text{ mA}, \text{ VDD} = 3.3 \text{V} \\ \text{See } \textbf{Note 1} \end{array}$		
DO20	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - All pins excluding OSCO	2.4	_	_	V	IoL ≥ -6 mA, VDD = 3.3V See Note 1		
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSCO	2.4	-	_	V	$\label{eq:IOL} \begin{array}{l} \text{IOL} \geq -10 \text{ mA}, \text{ VDD} = 3.3\text{V} \\ \text{See } \textbf{Note 1} \end{array}$		
		Output High Voltage I/O Pins:	1.5	_	_		$\begin{array}{l} \text{IOH} \geq \text{-12 mA, VDD} = 3.3\text{V} \\ \text{See Note 1} \end{array}$		
		4x Source Driver Pins - All pins excluding OSCO	2.0	_		V	Іон ≥ -11 mA, VDD = 3.3V See Note 1		
DO20A	Vон1		3.0	_			Юн ≥ -3 mA, VDD = 3.3V See Note 1		
	VUNI	Output High Voltage I/O Pins:	1.5	_	_		ІОн ≥ -16 mA, VDD = 3.3V See Note 1		
		8x Source Driver Pins - OSCO	2.0	_	_	V	$\begin{array}{l} \text{IOH} \geq \text{-12 mA, VDD} = 3.3\text{V} \\ \text{See Note 1} \end{array}$		
			3.0	_	_		$\label{eq:IOH} \begin{array}{l} \mbox{IOH} \geq -4 \mbox{ mA, VDD} = 3.3 \mbox{V} \\ \mbox{See Note 1} \end{array}$		

TABLE 26-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

	RACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
DC CHA	RACIER	151105	Operati	ng tempe	erature	-40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended					
Param No.	Symbol	Characteristic ⁽³⁾	Min	Min Typ ⁽¹⁾ Max		Units	Conditions				
		Program Flash Memory									
D130a	Eр	Cell Endurance	10,000	—	—	E/W	-40°C to +125°C				
D131	Vpr	VDD for Read	Vmin	—	3.6	V	Vміn = Minimum operating voltage				
D132B	Vpew	VDD for Self-Timed Write	Vmin	—	3.6	V	VMIN = Minimum operating voltage				
D134	Tretd	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated				
D135	IDDP	Supply Current during Programming	—	10	—	mA					
D137a	Тре	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +100°C, See Note 2				
D137b	Тре	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C, See Note 2				
D138a	Tww	Word Write Cycle Time	47.6	—	49	μs	Tww = 355 FRC cycles, TA = +100°C, See Note 2				
D138b	Tww	Word Write Cycle Time	47.4	—	49.3	μs	Tww = 355 FRC cycles, TA = +125°C, See Note 2				

TABLE 26-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 26-18) and the value of the FRC Oscillator Tuning register (see Register 8-3). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

3: These parameters are ensured by design, but are not characterized or tested in manufacturing.

TABLE 26-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

DC CHA	DC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristics	Min Typ Max Units Comments					
	Cefc	External Filter Capacitor Value ⁽¹⁾	4.7	10		μF	Capacitor must be low series resistance (< 5 ohms)	

Note 1: Typical VCAP voltage = 2.5V when $VDD \ge VDDMIN$.

© 2011-2012 Microchip Technology Inc.

26.2 AC Characteristics and Timing Parameters

This section defines PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104 AC characteristics and timing parameters.

TABLE 26-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Operating voltage VDD range as described in Section 26.1 "DC Characteristics".

FIGURE 26-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 26-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin			15	pF	In MS and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx			400	pF	In I ² C™ mode




TABLE 26-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symb	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions				
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC		32	MHz	EC				
		Oscillator Crystal Frequency	3.0 10 31		10 32 33	MHz MHz kHz	MS HS SOSC				
OS20	Tosc	Tosc = 1/Fosc	31.25		DC	ns	—				
OS25	Тсү	Instruction Cycle Time ^(2,4)	62.5		DC	ns	—				
OS30	TosL, TosH	External Clock in (OSC1) ⁽⁵⁾ High or Low Time	0.45 x Tosc	—	_	ns	EC				
OS31	TosR, TosF	External Clock in (OSC1) ⁽⁵⁾ Rise or Fall Time	—	—	20	ns	EC				
OS40	TckR	CLKO Rise Time ^(3,5)		6	10	ns	—				
OS41	TckF	CLKO Fall Time ^(3,5)	—	6	10	ns	—				
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C				

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: These parameters are characterized by similarity, but are tested in manufacturing at FIN = 32 MHz only.
- 5: These parameters are characterized by similarity, but are not tested in manufacturing.
- 6: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

TABLE 26-17: PLL CLOCK TIMING SPECIFICATIONS

				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions	
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range ⁽²⁾		3.0	_	8	MHz	ECPLL and MSPLL modes	
OS51	Fsys	On-Chip VCO System Frequency ⁽³⁾		12	—	32	MHz	_	
OS52	TLOCK	PLL Start-up Time (Lock Time) ⁽³⁾			—	2	ms	—	
OS53	DCLK	CLKO Stability (Jitter) ⁽³⁾		-2	1	+2	%	—	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized by similarity, but are tested in manufacturing at 7.7 MHz input only.

3: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. The effective jitter for individual time bases or communication clocks used by the user application, are derived from dividing the CLKO stability specification by the square root of "N" (where "N" is equal to Fosc divided by the peripheral data rate clock). For example, if Fosc = 32 MHz and the SPI bit rate is 5 MHz, the effective jitter of the SPI clock is equal to:

$$\frac{DCLK}{\sqrt{\frac{32}{5}}} = \frac{2\%}{2.53} = 0.79\%$$

TABLE 26-18: AC CHARACTERISTICS: INTERNAL FAST RC (FRC) ACCURACY

AC CHA	RACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Characteristic Min Typ Max Units Conditions					Conditions				
	Internal FRC Accuracy @ 7.3728 MHz ⁽¹⁾									
F20a	FRC	-1.5	±0.25	+1.5	%	$-40^{\circ}C \le TA \le +85^{\circ}C$				
F20b	FRC	-2	±0.25	+2	%	$-40^{\circ}C \le TA \le +125^{\circ}C$				

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits may be used to compensate for temperature drift.


TABLE 26-19: INTERNAL LOW-POWER RC (LPRC) ACCURACY

AC CH	ARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Characteristic Min Tvn Max Units Conditions										
	LPRC @ 32.768 kHz ^(1,2)										
F21a	LPRC	-20	±10	+20	%	$-40^{\circ}C \le TA \le +85^{\circ}C$					
F21b	LPRC	-30	±10	+30	%	$-40^{\circ}C \le TA \le +125^{\circ}C$					

Note 1: Change of LPRC frequency as VDD changes.

2: LPRC accuracy impacts the Watchdog Timer Time-out Period (TWDT1). See Section 23.4 "Watchdog Timer (WDT)" for more information.





AC CHARACTERISTICS			Standard Oper (unless otherw Operating temp	vise state	ed) -40°C ≤	TA ≤ +85	°C for In	dustrial Extended
Param No.	Symbol	Characteri	Min	Typ ⁽¹⁾	Max	Units	Conditions	
DO31	TIOR	Port Output Rise Tim	е		10	25	ns	
DO32	TIOF	Port Output Fall Time	9	—	10	25	ns	
DI35	TINP	INTx Pin High or Low Time (input)		25			ns	
DI40	Trbp	CNx High or Low Tim	ne (input)	2			TCY	_

TABLE 26-20: I/O TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: These parameters are characterized, but are not tested in manufacturing.




FIGURE 26-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

TABLE 26-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.SymbolCharacteristic ⁽¹⁾ MinTyp ⁽²⁾ MaxUnitsCondition						Conditions		
SY10	TMCL	MCLR Pulse Width (low)	2		_	μS	-40°C to +85°C	
SY11	TPWRT	Power-up Timer Period ⁽¹⁾	—	64		ms	-40°C to +85°C	
SY12	TPOR	Power-on Reset Delay ⁽³⁾	3	10	30	μS	-40°C to +85°C	
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset ⁽¹⁾	—	_	1.2	μS	—	
SY20	Twdt1	Watchdog Timer Time-out Period ⁽¹⁾	_		_	ms	See Section 23.4 "Watch- dog Timer (WDT)" and LPRC parameter F21a (Table 26-19).	
SY30	Tost	Oscillator Start-up Time	_	1024 * Tosc	_	_	Tosc = OSC1 period	
SY35	TFSCM	Fail-Safe Clock Monitor Delay ⁽¹⁾	_	500	900	μS	-40°C to +85°C	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: These parameters are characterized, but are not tested in manufacturing.

FIGURE 26-5: TIMER1, 2 AND 3 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 26-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

АС СН	ARACTERIS	TICS	(unle	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Charac	teristic ⁽²⁾	Min	Тур	Мах	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchronous mode	Greater of: 20 or (TcY + 20)/N		—	ns	Must also meet parameter TA15 N = prescaler		
			Asynchronous	35		—	ns	value (1, 8, 64, 256)		
TA11	TTXL	TxCK Low Time	Synchronous mode	Greater of: 20 ns or (TcY + 20)/N			ns	Must also meet parameter TA15 N = prescaler		
			Asynchronous	10		—	ns	value (1, 8, 64, 256)		
TA15	ΤτχΡ	TxCK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	—	ns	N = prescale value (1, 8, 64, 256)		
OS60	Ft1	SOSC1/T1CI Input frequen (oscillator ena setting bit TC (T1CON<1>)	cy Range abled by S	DC	_	50	kHz	_		
TA20	TCKEXTMRL	Delay from E Clock Edge to Increment	xternal TxCK o Timer	0.75 Tcy + 40	_	1.75 Tcy + 40	ns	—		

Note 1: Timer1 is a Type A.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

AC CH	AC CHARACTERISTICS				$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq T_A \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq T_A \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Charao	cteristic ⁽	1)	Min	Тур	Max	Units	Conditions		
TB10	TtxH	TxCK High Time	Synchro mode	nous	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)		
TB11	TtxL	TxCK Low Time	Synchro mode	nous	Greater of: 20 or (Tcy + 20)/N	_		ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)		
TB15	TtxP	TxCK Input Period	Synchro mode	nous	Greater of: 40 or (2 TcY + 40)/N	_	_	ns	N = prescale value (1, 8, 64, 256)		
TB20	TCKEXTMRL	Delay from Clock Edge Increment			0.75 Tcy + 40		1.75 Tcy + 40	ns	—		

TABLE 26-23: TIMER2/4 EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 26-24: TIMER3/5 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No. Symbol Characteristic				Min	Тур	Max	Units	Conditions		
TC10	TtxH	TxCK High Time	Synchronous	Tcy + 20	—	—	ns	Must also meet parameter TC15		
TC11	TtxL	TxCK Low Time	Synchronous	Tcy + 20	—	—	ns	Must also meet parameter TC15		
TC15	TtxP	TxCK Input Period	Synchronous with prescale	·	_	—	ns	N = prescale value (1, 8, 64, 256)		
TC20	TCKEXTMRL Delay from External TxCK Clock Edge to Timer Increment			0.75 Tcy + 40	—	1.75 Tcy + 40	ns	—		

Note 1: These parameters are characterized, but are not tested in manufacturing.




TABLE 26-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS Standard Operating terr			,					
Param No.	Symbol	Characte	ristic ⁽¹⁾	Conditions					
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns	—		
			With Prescaler	10	_	ns			
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns	—		
			With Prescaler	10	_	ns			
IC15	TccP	ICx Input Period	(Tcy + 40)/N — ns N = pres value (1,						

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

FIGURE 26-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 26-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Condition			Conditions			
OC10	TccF	OCx Output Fall Time	—	—	_	ns	See parameter DO32		
OC11	TccR	OCx Output Rise Time	_	_	—	ns	See parameter DO31		

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

FIGURE 26-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 26-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Condition					
OC15	Tfd	Fault Input to PWM I/O Change	—	—	TCY + 20 ns	ns	_	
OC20	TFLT	Fault Input Pulse Width	Tcy + 20 ns		—	ns	_	

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

FIGURE 26-9: MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS FLTA1 MP30 FLTA1 MP20 PWMx See Note 1 Note 1: For the logic state after a Fault, refer to the FAOVxH:FAOVxL bits in the PxFLTACON register.

FIGURE 26-10: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS




TABLE 26-28: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq T_A \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq T_A \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
MP10	TFPWM	PWM Output Fall Time	_		_	ns	See parameter DO32	
MP11	TRPWM	PWM Output Rise Time	_		_	ns	See parameter DO31	
MP20	Tfd	Fault Input ↓ to PWM I/O Change	_	_	50	ns	_	
MP30	Tfh	Minimum Pulse Width	50	_	_	ns	—	

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

TABLE 26-29: SPIX MAXIMUM DATA/CLOCK RATE SUMMARY FOR PIC24FJ16MC101/102

AC CHARAG	CTERISTICS		Standard Operating (unless otherwise s Operating temperate	,				
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP		
15 MHz	Table 26-30	_	_	0,1	0,1	0,1		
10 MHz	—	Table 26-31	_	1	0,1	1		
10 MHz	—	Table 26-32	_	0	0,1	1		
15 MHz	—	—	Table 26-33	1	0	0		
11 MHz	—	—	Table 26-34	1	1	0		
15 MHz	_	_	Table 26-35	0	1	0		
11 MHz	_	_	Table 26-36	0	0	0		

FIGURE 26-11: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102




FIGURE 26-12: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102




TABLE 26-30:SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS
FOR PIC24FJ16MC101/102

AC CHA	RACTERIST	$\label{eq:constraint} \begin{array}{l} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP10	TscP	Maximum SCK Frequency	—	_	15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.




FIGURE 26-13: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102

TABLE 26-31:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS FOR PIC24FJ16MC101/102

AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.SymbolCharacteristic ⁽¹⁾ MinTyp ⁽²⁾ MaxUnitsCondition							Conditions			
SP10	TscP	Maximum SCK Frequency	_	_	10	MHz	See Note 3			
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4			
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4			
SP30	TdoF	SDOx Data Output Fall Time	—	—	—	ns	See parameter DO32 and Note 4			
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4			
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—			
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	—	ns	—			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	_			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns	—			

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.




FIGURE 26-14: SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102

TABLE 26-32:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS FOR PIC24FJ16MC101/102

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP10	TscP	Maximum SCK Frequency	_	-	10	MHz	-40°C to +125°C and see Note 3	
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	-	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.




FIGURE 26-15: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102

TABLE 26-33: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING REQUIREMENTS FOR PIC24FJ16MC101/102

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—	_	15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—			ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—			ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_	_	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—	—	ns	See Note 4	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.




FIGURE 26-16: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102

TABLE 26-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ16MC101/102

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—	-	11	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	—	—	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	-	—	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.




FIGURE 26-17: SPIX SLAVE MODE (FULL-DUPLEX CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102

TABLE 26-35:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ16MC101/102

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	—	_	15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_	_	ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	_
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_		ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.




FIGURE 26-18: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ16MC101/102

TABLE 26-36:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ16MC101/102

АС СНА	AC CHARACTERISTICS			Standard Operating Conditions: 2.4V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—		11	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	— — — ns		See parameter DO32 and Note 4			
SP73	TscR	SCKx Input Rise Time	— — — ns		See parameter DO31 and Note 4			
SP30	TdoF	SDOx Data Output Fall Time	—		_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	—	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	-	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_		ns	See Note 4	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

TABLE 26-37: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY FOR PIC24FJ32MC101/102/104

AC CHARAG	CTERISTICS		(unless otherwise	g Conditions: 3.0V to 3.6V stated) ure $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP		
15 MHz	Table 26-30	_	—	0,1	0,1	0,1		
9 MHz	—	Table 26-31	_	1	0,1	1		
9 MHz	—	Table 26-32	—	0	0,1	1		
15 MHz	—	—	Table 26-33	1	0	0		
11 MHz	_	_	Table 26-34	1	1	0		
15 MHz	_	_	Table 26-35	0	1	0		
11 MHz			Table 26-36	0	0	0		

FIGURE 26-19: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104




FIGURE 26-20: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104




TABLE 26-38:	SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS
	FOR PIC24FJ32MC101/102/104

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Conditions			
SP10	TscP	Maximum SCK Frequency	—		15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	—	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 26-21: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = X, SMP = 1) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104


TABLE 26-39:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS FOR PIC24FJ32MC101/102/104

AC CHA	RACTERIST	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP10	TscP	Maximum SCK Frequency	_	-	9	MHz	See Note 3
SP20	TscF	SCKx Output Fall Time		—		ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	—	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—		ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.






TABLE 26-40:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS FOR PIC24FJ32MC101/102/104

АС СНА	RACTERIST	ICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Indust $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				+85°C for Industrial
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units (Conditions
SP10	TscP	Maximum SCK Frequency	_	-	9	MHz	-40°C to +125°C and see Note 3
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	_	—		ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_	—		ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_	-	—	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 26-23: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104

TABLE 26-41:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ32MC101/102/104

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	—	_	15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	— — — n:		ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	— — — ns		ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	— — — ns		See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	_
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	_		ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 26-24: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104

TABLE 26-42:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ32MC101/102/104

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	—	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	— — — ns		See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	— — — ns		See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	_		— — ns		See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_		_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	—
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 26-25: SPIX SLAVE MODE (FULL-DUPLEX CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104

TABLE 26-43:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ32MC101/102/104

АС СНА	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—	-	15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	_	_	— ns		See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	—	— ns		See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—		ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	-	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—		ns	See Note 4	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 26-26: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS FOR PIC24FJ32MC101/102/104

TABLE 26-44:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS FOR PIC24FJ32MC101/102/104


АС СНА	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—		11	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	— — — ns		See parameter DO32 and Note 4			
SP73	TscR	SCKx Input Rise Time	— — — ns		See parameter DO31 and Note 4			
SP30	TdoF	SDOx Data Output Fall Time	—		_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_	_	ns	See Note 4	

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.








AC CHA	ARACTER	ISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Max	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	—	
			400 kHz mode	Tcy/2 (BRG + 1)		μs	—	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	_	
IM11	THI:SCL	Clock High Time	100 kHz mode	TCY/2 (BRG + 1)	—	μs	—	
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs	—	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs		
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	—	100	ns	1	
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	300	ns		
IM25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	—	
		Setup Time	400 kHz mode	100	—	ns		
			1 MHz mode ⁽²⁾	40	_	ns		
IM26	THD:DAT	Data Input	100 kHz mode	0	—	μS		
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽²⁾	0.2	_	μS		
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	Only relevant for	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS	Repeated Start	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	condition	
IM31	THD:STA	Start Condition Hold Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	After this period the	
			400 kHz mode	Tcy/2 (BRG + 1)	—	μS	first clock pulse is	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	_	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μs		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs		
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	ns	—	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	—	ns		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	ns		
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns	—	
		From Clock	400 kHz mode	—	1000	ns	—	
			1 MHz mode ⁽²⁾	—	400	ns	—	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be	
			400 kHz mode	1.3	—	μs	free before a new	
			1 MHz mode ⁽²⁾	0.5	—	μs	transmission can start	
IM50	Св	Bus Capacitive L	bading	—	400	pF	—	
IM51	TPGD	Pulse Gobbler De	elay	65	390	ns	See Note 3	

TABLE 26-45: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)


Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C[™])" (DS70195) in the "*PIC24F Family Reference Manual*". Please see the Microchip web site for the latest PIC24F Family Reference Manual sections.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.







	RACTERI	2Cx BUS DATA		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
				Operating terr	perature	\leq TA \leq +125°C for Extended			
Param.	Symbol	Charact	Min	Мах	Units	Conditions			
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5		μS	—		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5	—	μs	_		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	<u> </u>	100	ns			
IS21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be from		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾		300	ns			
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns			
		Setup Time	400 kHz mode	100		ns			
			1 MHz mode ⁽¹⁾	100	—	ns			
IS26	THD:DAT	Data Input	100 kHz mode	0	—	μs	_		
		Hold Time	400 kHz mode	0	0.9	μs			
			1 MHz mode ⁽¹⁾	0	0.3	μS			
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	—	μS	Only relevant for Repeated		
		Setup Time	400 kHz mode	0.6	—	μS	Start condition		
			1 MHz mode ⁽¹⁾	0.25		μS			
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first		
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated		
			1 MHz mode ⁽¹⁾	0.25		μs			
IS33	TSU:STO	Stop Condition	100 kHz mode	4.7	—	μs			
		Setup Time	400 kHz mode	0.6	—	μs			
			1 MHz mode ⁽¹⁾	0.6	—	μs			
IS34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	—		
		Hold Time	400 kHz mode	600	—	ns			
			1 MHz mode ⁽¹⁾	250	_	ns			
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns			
		From Clock	400 kHz mode	0	1000	ns			
			1 MHz mode ⁽¹⁾	0	350	ns			
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free		
			400 kHz mode	1.3	—	μs	before a new transmission can start		
			1 MHz mode ⁽¹⁾	0.5	—	μs			
IS50	Св	Bus Capacitive Lo	bading	<u> </u>	400	pF	—		

TABLE 26-46: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 26-47: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions								
			Devic	e Suppl	у						
AD01	AVdd	Module VDD Supply ^(2,4)	Greater of VDD – 0.3 or 2.9	—	Lesser of VDD + 0.3 or 3.6	V	—				
AD02	AVss	Module Vss Supply ^(2,5)	Vss - 0.3		Vss + 0.3	V	—				
AD09	IAD	Operating Current	—	7.0	9.0	mA	See Note 1				
			Anal	og Input							
AD12	Vinh	Input Voltage Range _{VINH} (2)	VINL	_	AVDD	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input				
AD13	VINL	Input Voltage Range _{VINL} (2)	AVss	_	AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input				
AD17	Rin	Recommended Imped- ance of Analog Voltage Source ⁽³⁾	—		200	Ω	_				

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

3: These parameters are assured by design, but are not characterized or tested in manufacturing.

4: This pin may not be available on all devices, in which case, this pin will be connected to VDD internally. See the "Pin Diagrams" section for availability.

5: This pin may not be available on all devices, in which case, this pin will be connected to Vss internally. See the "Pin Diagrams" section for availability.

6: Overall functional device operation at VBOR < VDD < VDDMIN is guaranteed but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN.

	DACTEDIS	TICS	Standard Operating Conditions (see Note 4): 3.0V to 3.6V (unless otherwise stated)						
	AC CHARACTERISTICS			ig tempe			$TA \leq +85^{\circ}C$ for Industrial		
						-40°C ≤	TA \leq +125°C for Extended		
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Conditions			
		10-bit ADC Accurac	y – Meas	uremen	ts with A	VDD/AV	ss ⁽³⁾		
AD20b	Nr	Resolution	1	10 data bits			—		
AD21b	INL	Integral Nonlinearity	-1		+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD22b	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD23b	Gerr	Gain Error	3	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24b	EOFF	Offset Error	1.5	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD25b	—	Monotonicity	—	_	_	—	Guaranteed ⁽¹⁾		
		Dynamic P	erformar	ice (10-b	oit Mode) ⁽²⁾			
AD30b	THD	Total Harmonic Distortion	—		-64	dB	—		
AD31b	SINAD	Signal to Noise and Distortion	57	58.5	_	dB	_		
AD32b	SFDR	Spurious Free Dynamic Range	72	—	—	dB	_		
AD33b	Fnyq	Input Signal Bandwidth	—	—	550	kHz	—		
AD34b	ENOB	Effective Number of Bits	9.16	9.4	_	bits	_		

TABLE 26-48: 10-BIT ADC MODULE SPECIFICATIONS

Note 1: The analog-to-digital conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: These parameters are characterized, but are tested at 20 ksps only.

4: Overall functional device operation at VBOR < VDD < VDDMIN is guaranteed but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN.





FIGURE 26-32:ADC CONVERSION TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0,
ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



АС СНА	ARACTER	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$								
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions				
		Clock	Paramet	ers ⁽²⁾							
AD50	Tad	ADC Clock Period	76	_	_	ns	—				
AD51	tRC	ADC Internal RC Oscillator Period	—	250	—	ns	—				
	Conversion Rate										
AD55	tCONV	Conversion Time	_	12 TAD	—		—				
AD56	FCNV	Throughput Rate	_	—	1.1	Msps	—				
AD57	TSAMP	Sample Time	2.0 Tad	—	—	_	—				
		Timin	g Paramo	eters							
AD60	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	2.0 TAD	_	3.0 Tad	—	Auto-Convert Trigger (SSRC<2:0> = 111) not selected				
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	2.0 Tad	_	3.0 Tad		—				
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾		0.5 Tad	_		—				
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾	_	—	20	μS	—				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

TABLE 26-50: COMPARATOR TIMING SPECIFICATIONS

AC CHARACTERISTICS			(unless	otherv	rating C vise stat perature	e d) -40°C	ns: 3.0V to 3.6V \leq TA \leq +85°C for Industrial \leq TA \leq +125°C for Extended
Param No.	Symbol	Characteristic	Min. Typ Max.			Units	Conditions
300	TRESP	Response Time ^(1,2)		150	400	ns	—
301	Тмс2оv	Comparator Mode Change to Output Valid ⁽¹⁾	—		10	μS	_
302	Ton2ov	Comparator Enabled to Output Valid ⁽¹⁾	—	_	10	μs	_

Note 1: Parameters are characterized but not tested.

2: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 26-51: COMPARATOR MODULE SPECIFICATIONS

			Standard C (unless oth Operating to	nerwise	ure -40°C	≤ Ta ≤	to 3.6V +85°C for Industrial 125°C for Extended
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions			Conditions	
D300	VIOFF	Input Offset Voltage ⁽¹⁾	—	±10	—	mV	—
D301	VICM	Input Common Mode Voltage ⁽¹⁾	0	—	Avdd-1.5V	V	—
D302	CMRR	Common Mode Rejection Ratio ⁽¹⁾	-54	—	—	dB	—
D305	IVREF	Internal Voltage Reference ⁽¹⁾	1.116	1.24	1.364	V	—

Note 1: Parameters are characterized but not tested.

TABLE 26-52: COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
VR310	TSET	Settling Time ⁽¹⁾	—	—	10	μS	—

Note 1: Setting time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

TABLE 26-53: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS


			$\begin{array}{l} \mbox{Standard Operating Conditions:3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions				Conditions
VRD310	CVRES	Resolution	CVRSRC/24		CVRSRC/32	LSb	—
VRD311	CVRAA	Absolute Accuracy	_	—	0.5	LSb	—
VRD312	CVRur	Unit Resistor Value (R)	_	2k	—	Ω	—

DC (Standar (unless Operation	otherw	vise sta	ted) -40°C	ns:3.0V to 3.6V \leq TA \leq +85°C for Industrial \leq TA \leq +125°C for Extended		
Param No.	Symbol	Characteristic	Min. Typ. Max. Units Conditions				Conditions
CTMU CUR	RENT SOU	RCE					
CTMUI1	IOUT1	Base Range		550	_	na	IRNG<1:0> bits (CTMUICON<9:8>) = 01
CTMUI2	IOUT2	10x Range		5.5	—	μA	IRNG<1:0> bits (CTMUICON<9:8>) = 10
CTMUI3	IOUT3	100x Range		55		μA	IRNG<1:0> bits (CTMUICON<9:8>) = 11
Internal Di	ode			•			
CTMUFV1	VF	Forward Voltage	_	0.77	_	V	IRNG<1:0> bits (CTMUICON<9:8>) = 0b11 @ 25°C
CTMUFV2	VFVR	Forward Voltage Rate	—	-1.38	_	mV/⁰C	IRNG<1:0> bits (CTMUICON<9:8>) = 0b11

TABLE 26-54: CTMU CURRENT SOURCE SPECIFICATIONS

Note 1: Nominal value at center point of current trim range (ITRIM<5:0> bits (CTMUICON<15:10>) = 0b000000).





NOTES:


27.0 PACKAGING INFORMATION


27.1 Package Marking Information


20-Lead PDIP




Example	Э
---------	---








Example



20-Lead SOIC (.300")



Example




Legenc	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package.
Note:		Aicrochip part number cannot be marked on one line, it is carried over to the next limiting the number of available characters for customer-specific information.


Preliminary

27.1 Package Marking Information (Continued)

28-Lead SPDIP



27.1 Package Marking Information (Continued)




Legenc	Y	Customer-specific information Year code (last digit of calendar year)
	YY WW	Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	e3	Pb-free JEDEC designator for Matte Tin (Sn)
	* -	This package is Pb-free. The Pb-free JEDEC designator (ⓐ3) can be found on the outer packaging for this package.
Note:		Aicrochip part number cannot be marked on one line, it is carried over to the next limiting the number of available characters for customer-specific information.

27.2 Package Details

20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		INCHES			
Dimens	sion Limits	MIN	NOM	MAX	
Number of Pins	Ν	20			
Pitch	е	.100 BSC			
Top to Seating Plane	А	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.300	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.980	1.030	1.060	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.045	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	-	.430	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

20-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
	Dimension Limits		NOM	MAX	
Number of Pins	N		20		
Pitch	е		1.27 BSC		
Overall Height	А	-	-	2.65	
Molded Package Thickness	A2	2.05	-	_	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	12.80 BSC			
Chamfer (optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.20	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-094B

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX			
Contact Pitch	E	1.27 BSC					
Contact Pad Spacing	С	9.40					
Contact Pad Width (X20)	Х			0.60			
Contact Pad Length (X20)	Y			1.95			
Distance Between Pads	Gx	0.67					
Distance Between Pads	G	7.45					

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	Ν	20			
Pitch	е	0.65 BSC			
Overall Height	Α	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	Е	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E	0.65 BSC			
Contact Pad Spacing	С		7.20		
Contact Pad Width (X20)	X1			0.45	
Contact Pad Length (X20)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N	28		
Pitch	е		.100 BSC	
Top to Seating Plane	Α	—	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	_	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units		MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	Α	—	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	С	0.09	_	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC			
Contact Pad Spacing	С		7.20		
Contact Pad Width (X28)	X1			0.45	
Contact Pad Length (X28)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	X			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIMETERS	3
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length





Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

36-Lead Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [TLA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-187B Sheet 1 of 2

36-Lead Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [TLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

Units		N	IILLIMETER	s
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		36	
Number of Pins per Side	ND		10	
Number of Pins per Side	NE		8	
Pitch	е	0.50 BSC		
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	E	5.00 BSC		
Exposed Pad Width	E2	3.60	3.75	3.90
Overall Length	D	5.00 BSC		
Exposed Pad Length	D2	3.60	3.75	3.90
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187B Sheet 2 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIM	IETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N		44		
Lead Pitch	e		0.80 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN


Units		N		s
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B







Microchip Technology Drawing C04-157B Sheet 1 of 2

44-Lead Thermal Leadless Array Package (TL) – 6x6x0.9 mm Body with Exposed Pad [TLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

Units		N	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		44	
Number of Pins per Side	ND		12	
Number of Pins per Side	NE		10	
Pitch	е	0.50 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	4.40	4.55	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	4.40	4.55	4.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157B Sheet 2 of 2

APPENDIX A: REVISION HISTORY

Revision A (February 2011)

This is the initial released version of the document.

Revision B (June 2011)

This revision includes the following global updates:

• All JTAG references have been removed

All other major changes are referenced by their respective section in Table A-1.

In addition, minor text and formatting changes were incorporated throughout the document.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
High-Performance, Ultra Low Cost 16-bit Microcontrollers	The TMS, TDI, TDO, and TCK pin names were removed from these pin diagrams:
	28-pin SPDIP/SOIC/SSOP
	• 28-pin QFN
	• 36-pin TLA
Section 1.0 "Device Overview"	Updated the Buffer Type to Digital for the CTED1 and CTED2 pins (see Table 1-1).
Section 4.0 "Memory Organization"	Updated the SR and CORCON SFRs in the CPU Core Register Map (see Table 4-1).
	Updated the SFR Address for IC2CON, IC3BUF, and IC3CON in the Input Capture Register Map (see Table 4-6).
	Added the VREGS bit to the RCON register in the System Control Register Map (see Table 4-24).
Section 6.0 "Resets"	Added the VREGS bit to the RCON register (see Register 6-1).
Section 8.0 "Oscillator Configuration"	Updated the definition for COSC<2:0> = 001 and NOSC<2:0> = 001 in the OSCCON register (see Register 8-1).
Section 15.0 "Motor Control PWM Mod- ule"	Updated the title for Example 15-1 to include a reference to the Assembly language.
	Added Example 15-2, which provides a C code version of the write- protected register unlock and fault clearing sequence.
	Changed the bit PWMLOCK to PWMKEY in the PWM Key Unlock Register (see Register 15-15).
Section 19.0 "10-bit Analog-to-Digital Converter (ADC)"	Updated the CH0 section and added Note 2 in both ADC block diagrams (see Figure 19-1 and Figure 19-2).
	Updated the multiplexor values in the ADC Conversion Clock Period Block Diagram (see Figure 19-3.
	Added the 01110 bit definitions and updated the 01101 bit definitions for the CH0SB<4:0> and CH0SA<4:0> bits in the AD1CHS0 register (see Register 19-5).
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Removed Section 22.1 "Measuring Capacitance", Section 22.2 "Measuring Time", and Section 22.3 "Pulse Generation and Delay"
	Updated the key features.
	Added the CTMU Block Diagram (see Figure 22-1).
	Updated the ITRIM<5:0> bit definitions and added Note 1 to the CTMU Current Control register (see Register 22-3).

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 23.0 "Special Features"	Updated bits 5 and 4 of FPOR, modified Note 2, and removed Note 3 from the Configuration Shadow Register Map (see Table 23-1).
	Updated bit 14 of CONFIG1 and removed Note 4 from the Configuration Flash Words (see Table 23-2).
	Updated the PLLKEN Configuration bit description (see Table 23-3).
	Added Note 3 to Connections for the On-Chip Voltage Regulator (see Figure 23-1).
Section 26.0 "Electrical Characteristics"	Updated the Standard Operating Conditions to: 3.0V to 3.6V in all tables.
	Removed the Voltage on VCAP with respect to VSS entry in Absolute Maximum Ratings ⁽¹⁾ .
	Updated the VDD Range (in Volts) in Operating MIPS vs. Voltage (see Table 26-1).
	Removed parameter DC18 and updated the minimum value for parameter DC 10 in the DC Temperature and Voltage Specifications (see Table 26-4).
	Updated the Characteristic definition and the Typical value for parameter BO10 in Electrical Characteristics: BOR (see Table 26-5).
	Updated Note 2 in the DC Characteristics: Operating Current (IDD) (see Table 26-6).
	Updated Note 2 in the DC Characteristics: Idle Current (IIDLE) (see Table 26-7).
	Updated Note 2 and parameters DC60C and DC61a-DC61d in the DC Characteristics: Power-Down Current (IPD) (see Table 26-8).
	Updated Note 2 in the DC Characteristics: Doze Current (IDOZE) (see Table 26-9).
	Added Note 1 to the Internal Voltage Regulator Specifications (see Table 26-13).
	Updated the Minimum and Maximum values for parameter F20a and the Typical value for parameter F20b in AC Characteristics: Internal Fast RC (FRC) Accuracy (see Table 26-18).
	Updated the Minimum, Typical, and Maximum values for parameters F21a and F21b in Internal Low-Power RC (LPRC) Accuracy (see Table 26-19).
	Updated the Minimum, Typical, and Maximum values for parameter D305 in the Comparator Module Specifications (see Table 26-43).
	Added parameters CTMUFV1 and CTMUFV2 and updated Note 1 and the Conditions for all parameters in the CTMU Current Source Specifications (see Table 26-46).
	Added Forward Voltage Versus Temperature (see Figure 26-25).

Revision C (June 2012)

This revision includes updates in support of the following new devices:

- PIC24FJ32MC101
- PIC24FJ32MC102
- PIC24FJ32MC104

Also, where applicable, new sections were added to peripheral chapters that provide information and links to the related resources, as well as helpful tips. For examples, see Section 18.1 "UART Helpful Tips" and Section 18.2 "UART Resources".

This revision includes text and formatting changes that were incorporated throughout the document.

All other major changes are referenced by their respective section in Table A-2.

Section Name	Update Description
16-bit Microcontrollers (up to 32 KB Flash and 2 KB SRAM)	The content on the first page of this section was extensively reworked to provide the reader with the key features and functionality of this device family in an "at-a-glance" format.
	TABLE 2: "PIC24FJ32MC101/102/104 Controller Families" was added, which provides a feature overview of the new devices.
	All pin diagrams were updated (see "Pin Diagrams").
Section 1.0 "Device	Updated the notes in the device family block diagram (see Figure 1-1).
Overview"	Updated the following pinout I/O descriptions (Table 1-1): ANx CNx RAx RCx
	Relocated 1.1 "Referenced Sources" to the previous chapter (see "Referenced Sources").
Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers"	Updated the Recommended Minimum Connection diagram (see Figure 2-1).
Section 4.0 "Memory Organization"	Updated the existing Program Memory Map (see Figure 4-1) and added the Program Memory Map for PIC24FJ16MC101/102 Devices (see Figure 4-2).
	Updated the existing Data Memory Map (see Figure 4-4) and added the Data Memory Map for PIC24FJ32MC101/102/104 Devices with 2 KB RAM (see Figure 4-5).
	The following Special Function Register maps were updated or added:
	TABLE 4-4: Change Notification Register Map for PIC24FJ32MC104 Devices
	TABLE 4-5: Interrupt Controller Register Map
	TABLE 4-8: Input Capture Register Map
	TABLE 4-14: ADC1 Register Map for PIC24FJXXMC101 Devices
	TABLE 4-16: ADC1 Register Map for PIC24FJ32104 Devices
	TABLE 4-21: Peripheral Pin Select Input Register Map TABLE 4-21: Peripheral Pin Select Input Register Map
	 TABLE 4-24: Peripheral Pin Select Output Register Map for PIC24FJ32MC104 Devices
	TABLE 4-25: PORTA Register Map for PIC24FJXXMC101/102
	TABLE 4-26: PORTA Register Map for PIC24FJ32MC104 Devices
	TABLE 4-30: PORTC Register Map for PIC24FJ32MC104 Devices
	TABLE 4-33: PMD Register Map

TABLE A-2:MAJOR SECTION UPDATES

Section Name	SECTION UPDATES (CONTINUED) Update Description
Section 7.0 "Interrupt Controller"	Updated the Interrupt Vectors (see Table 7-1).
Controller	The following registers were updated or added:
	Register 7-5: IFS0: Interrupt Flag Status Register 0
	Register 7-11: IEC1: Interrupt Enable Control Register 1
	Register 7-21: IPC6: Interrupt Priority Control Register 6
Section 9.0 "Power- Saving Features"	Updated Register 9-1: PMD1: Peripheral Module Disable Control Register 1.
Section 10.0 "I/O Ports"	Updated TABLE 10-1: Selectable Input Sources (Maps Input to Function) ⁽¹⁾ .
	Updated TABLE 10-2: Output Selection for Remappable Pin (RPn)
	The following registers were updated or added:
	Register 10-4: RPINR4: Peripheral Pin Select Input Register 4
	Register 10-6: RPINR8: Peripheral Pin Select Input Register 8
	Register 10-19: RPOR8: Peripheral Pin Select Output Register 8
	Register 10-20: RPOR9: Peripheral Pin Select Output Register 9
	Register 10-21: RPOR10: Peripheral Pin Select Output Register 10
	Register 10-22: RPOR11: Peripheral Pin Select Output Register 11
	Register 10-23: RPOR12: Peripheral Pin Select Output Register 12
Section 12.0 "Timer2/3 Feature"	The features and operation information was extensively updated in support of Timer4/5 (see Section 12.1 "32-bit Operation" and Section 12.2 "16-bit Operation").
	The block diagrams were updated in support of the new timers (see Figure 12-1, Figure 12-2, and Figure 12-3).
	The following registers were added:
	Register 12-3: T4CON Control Register
	Register 12-4: T5CON Control Register
Section 15.0 "Motor	Updated TABLE 15-1: Internal Pull-down resistors on PWM Fault pins.
Control PWM Module"	Note 2 was added to Register 15-5: PWMXCON1: PWM Control Register 1 ⁽¹⁾ .
Section 19.0 "10-bit	The number of available input pins and channels were updated from six to 14.
Analog-to-Digital Converter (ADC)"	Updated FIGURE 19-1: ADC1 Block Diagram for PIC24FJXXMC101 Devices.
	Updated FIGURE 19-2: ADC1 Block Diagram for PIC24FJXXMC102 Devices.
	Added FIGURE 19-3: ADC1 Block Diagram for PIC24FJXXMC104 Devices.
	The following registers were updated:
	Register 19-4: AD1CHS123: ADC1 Input Channel 1, 2, 3 Select Register
	Register 19-5: AD1CHS0: ADC1 INPUT Channel 0 select Register
	Register 19-6: AD1CSSL: ADC1 Input Scan Select Register Low ^(1,2,3)
	Register 19-7: AD1PCFGL: ADC1 Port Configuration Register Low ^(1,2,3)

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 26.0 "Electrical	Updated the Absolute Maximum Ratings.
Characteristics"	Updated TABLE 26-2: Thermal Operating Conditions.
	Updated TABLE 26-6: DC Characteristics: Operating Current (Idd).
	Updated TABLE 26-7: DC Characteristics: Idle Current (lidle).
	Updated TABLE 26-8: DC Characteristics: Power-Down Current (Ipd).
	Updated TABLE 26-9: DC Characteristics: Doze Current (Idoze).
	Updated TABLE 26-10: DC Characteristics: I/O Pin Input Specifications.
	Updated TABLE 26-11: DC Characteristics: I/O Pin Output Specifications.
	Replaced all SPI specifications and figures (see Table 26-29 through Table 26-44 and Figure 26-11 through Figure 26-26).
Section 27.0 "Packaging Information"	Added the following Package Marking Information and Package Drawings:
	44-Lead TQFP
	 44-Lead QFN 44-Lead VTLA (referred to as TLA in the package drawings)

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

NOTES:

INDEX

Α	
AC Characteristics	268
Internal Fast RC (FRC) Accuracy	270
Internal Low-Power RC (LPRC) Accuracy	
Load Conditions	268
ADC	
Initialization	
Key Features	191
ADC Module	
ADC1 Register Map for PIC24FJXXMC101	44
ADC11 Register Map for PIC24FJXXMC102	45
Alternate Interrupt Vector Table (AIVT)	71
Analog-to-Digital Converter (ADC)	191
Arithmetic Logic Unit (ALU)	30
Assembler	
MPASM Assembler	252

В

Block Diagrams	
16-bit Timer1 Module1	39
Comparator I/O Operating Modes2	06
Comparator Voltage Reference	07
Connections for On-Chip Voltage Regulator2	40
CTMU Configurations	
Time Measurement 2	30
Device Clock 1	01
Digital Filter Interconnect2	80
Input Capture1	49
Output Compare1	51
PIC24FJ12MC201/202	
PIC24FJ16MC101/102 CPU Core	26
PWM Module1	56
Reset System	63
Shared Port Structure1	15
SPI1	71
Timer2 (16-bit)1	43
Timer2/3 (32-bit)1	42
UART 1	85
User Programmable Blanking Function	07
Watchdog Timer (WDT) 2	41

С

C Compilers
MPLAB C18 252
Charge Time Measurement Unit. See CTMU.
Clock Switching108
Enabling 108
Sequence108
Code Examples
Port Write/Read116
PWRSAV Instruction Syntax109
Code Protection
Configuration Bits
Configuration Register Map236
Configuring Analog Port Pins 116
CPU
Control Register
CPU Clocking System
PLL Configuration 103
Selection 102
Sources
CTMU Module
Register Map47

Customer Change Notification Service	345
Customer Notification Service Customer Support	
D	
-	
Data Address Space	
Alignment	
Memory Map for PIC24FJ16MC101/102 Devices with 1 KB RAM	
Memory Map for PIC24FJ32MC101/102/104	
Devices with 2 KB RAM	36
Near Data Space	
Software Stack	
Width	
DC Characteristics	
BOR	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IDOZE)	
Idle Current (IDLE)	
Operating Current (IDD)	
Power-Down Current (IPD)	
Program Memory	267
Temperature and Voltage Specifications	257
Development Support	
Doze Mode	110
E	
Electrical Characteristics	255
AC	
Equations	
Device Operating Frequency	102
Errata	
F	
Flash Program Memory	59
Control Registers	
Operations	60
Programming Algorithm	
RTSP Operation	
Table Instructions	59
Flexible Configuration	
1	
I/O Ports	115
Parallel I/O (PIO)	
Write/Read Timing	
I ² C	
Addresses	178
Operating Modes	
Registers	
I ² C Module	
I2C1 Register Map	42
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	
Input Capture	
Registers	
Input Change Notification	
Instruction Addressing Modes	
File Register Instructions	
Fundamental Modes Supported	
MCU Instructions	
Move and Accumulator Instructions	

Other Instructions	55
Instruction Set	
Overview	246
Summary	243
Instruction-Based Power-Saving Modes	109
Idle	110
Sleep	109
Internal RC Oscillator	
Use with WDT	
Internet Address	
Interrupt Control and Status Registers	74
IECx	74
IFSx	74
INTCON1	74
INTCON2	74
IPCx	74
Interrupt Setup Procedures	100
Initialization	100
Interrupt Disable	
Interrupt Service Routine	
Trap Service Routine	100
Interrupt Vector Table (IVT)	71
Interrupts Coincident with Power Save Instructions	110

Μ

Memory Organization	31
Microchip Internet Web Site	
Motor Control PWM15	55
Motor Control PWM Module	
6-Output Register Map	12
MPLAB ASM30 Assembler, Linker, Librarian25	52
MPLAB Integrated Development Environment Software 25	51
MPLAB PM3 Device Programmer25	54
MPLAB REAL ICE In-Circuit Emulator System	53
MPLINK Object Linker/MPLIB Object Librarian25	52
Multi-Bit Data Shifter	30

Ν

NVM Module
Register Map53
0
Open-Drain Configuration
Output Compare151
Ρ
Packaging
Details
Marking
PAD Configuration
Register Map47
Peripheral Module Disable (PMD)110
Pinout I/O Descriptions (table) 17
PMD Module
Register Map53
PORTA
Register Map for PIC24FJ32MC10451
Register Map for PIC24FJXXMC101/10251
PORTB
Register Map for PIC24FJ16MC10151
Register Map for PIC24FJXXMC10251
Power-on Reset (POR)67
Power-Saving Features109
Clock Frequency and Switching109
Program Address Space
Construction56

Data Access from Program Memory Using	
Program Space Visibility	58
Data Access from Program Memory Using	
Table Instructions Data Access from, Address Generation	
Memory Map for PIC24FJ16MC101/102	
Table Read Instructions	01
TBLRDH	57
TBLRDL	57
Visibility Operation	58
Program Memory	
Interrupt Vector	
Organization Reset Vector	
PWM Time Base	
	100
R	
Reader Response	346
Register Map	
Real-Time Clock and Calendar	47
Register Maps	
ADC1 for PIC24FJ32MC104	
Comparator PORTB for PIC24FJ32MC104	
PORTC for PIC24FJ32MC104	
PPS Output for PIC24FJ32MC104	50
Registers	
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select)	200
ADxCHS0 (ADCx Input Channel 0 Select	201
ADxCON1 (ADCx Control 1)	
ADxCON2 (ADCx Control 2)	
ADxCON3 (ADCx Control 3)	
ADxCSSL (ADCx Input Scan Select Low)	
ADxPCFGL (ADCx Port Configuration Low) CLKDIV (Clock Divisor)	
CMSTAT (Comparator Status)	200
CMxCON (Comparator Control)	
CMxFLTR (Comparator Filter Control)	
CMxMSKCON (Comparator Mask Gating Control)	214
CMxMSKSRC (Comparator Mask Source Control)	212
CORCON (Core Control) 29	
CTMUCON (CTMU Control)	
CTMUCON1 (CTMU Control Register 1)	
CTMUCON1 (CTMU Control Register 2) CTMUICON (CTMU Current Control)	
CVRCON (Comparator Voltage Reference Control)	
DEVID (Device ID)	
DEVREV (Device Revision)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	183
I2CxSTAT (I2Cx Status)	
IEC0 (Interrupt Enable Control 0)	
IEC1 (Interrupt Enable Control 1)	
IEC2 (Interrupt Enable Control 2)	
IEC3 (Interrupt Enable Control 3) IEC4 (Interrupt Enable Control 4)	
IFS0 (Interrupt Flag Status 0)	
IFS1 (Interrupt Flag Status 0)	
IFS2 (Interrupt Flag Status 2)	
IFS3 (Interrupt Flag Status 3)	
IFS4 (Interrupt Flag Status 4)	
INTCON1 (Interrupt Control 1)	76
INTCON2 (Interrupt Control 2)	
INTTREG Interrupt Control and Status Register	
IPC0 (Interrupt Priority Control 0)	
IPC1 (Interrupt Priority Control 1)	89

IPC14 (Interrupt Priority Control 14)95
IPC15 (Interrupt Priority Control 15)
IPC16 (Interrupt Priority Control 16)
IPC19 (Interrupt Priority Control 19)98
IPC2 (Interrupt Priority Control 2)
IPC3 (Interrupt Priority Control 3)
IPC4 (Interrupt Priority Control 4)
IPC5 (Interrupt Priority Control 5)
IPC6 (Interrupt Priority Control 6)
IPC7 (Interrupt Priority Control 7)94
IPC9 (Interrupt Priority Control 9)95
NVMCON (Flash Memory Control)61
NVMKEY (Nonvolatile Memory Key)
OCxCON (Output Compare x Control) 153
OSCCON (Oscillator Control) 104
OSCTUN (FRC Oscillator Tuning) 107
PMD1 (Peripheral Module Disable
Control Register 1)
DMD2 (Devision of Madule Discola
PMD2 (Peripheral Module Disable
Control Register 2) 112
PMD3 (Peripheral Module Disable
Control Register 3)
PMD4 (Peripheral Module Disable
Control Register 4) 113
PWMxCON1 (PWM Control 1)162
PWMxCON2 (PWM Control 2)163
PWMxKEY (PWM Key Unlock Register) 170
PxDC1 (PWM Duty Cycle 1)169
PxDC2 (PWM Duty Cycle 2)
PxDC3 (PWM Duty Cycle 3) 169
PxDTCON1 (Dead-Time Control 1) 164
PxDTCON2 (Dead-Time Control 2) 165
PxFLTACON (Fault A Control)
PxOVDCON (Override Control)
PxSECMP (Special Event Compare)
PxTCON (PWM Time Base Control)
PxTMR (PWM Timer Count Value)
PxTPER (PWM Time Base Period) 160
RCON (Reset Control) 64
RPINR0 (Peripheral Pin Select Input Register 0) 121
RPINR1 (Peripheral Pin Select Input Register 1) 122
RPINR11 (Peripheral Pin Select Input Register 11) . 127
RPINR18 (Peripheral Pin Select Input Register 18) . 128
RPINR20 (Peripheral Pin Select Input Register 20) . 129
RPINR21 (Peripheral Pin Select Input Register 21) . 130
RPINR3 (Peripheral Pin Select Input Register 3) 123
RPINR4 (Peripheral Pin Select Input Register 4) 124
RPINR7 (Peripheral Pin Select Input Register 7) 125
RPINR8 (Peripheral Pin Select Input Register 8) 126
RPOR0 (Peripheral Pin Select Output Register 0) 131
RPOR1 (Peripheral Pin Select Output Register 1) 131
RPOR10 (Peripheral Pin Select Output Register 10) 136
RPOR11 (Peripheral Pin Select Output Register 11) 136
RPOR12 (Peripheral Pin Select Output Register 12) 137
RPOR2 (Peripheral Pin Select Output Register 2) 132
RPOR3 (Peripheral Pin Select Output Register 3) 132
RPOR4 (Peripheral Pin Select Output Register 3) 132
RPOR5 (Peripheral Pin Select Output Register 5) 133
RPOR6 (Peripheral Pin Select Output Register 6) 134
RPOR7 (Peripheral Pin Select Output Register 7) 134
RPOR8 (Peripheral Pin Select Output Register 8) 135
SPIxCON1 (SPIx Control 1)174
SPIxCON2 (SPIx Control 2)
SPIxSTAT (SPIx Status and Control)
SR (CPU Status)
SR (CFU Status)

T1CON (Timer1 Control) 140
T2CON Control144
T3CON Control145
T4CON Control146
T5CON Control147
TCxCON (Input Capture x Control) 150
UxMODE (UARTx Mode) 187
UxSTA (UARTx Status and Control) 189
Reset
Illegal Opcode63, 69
Trap Conflict
Uninitialized W Register 63, 69
Reset Sequence
Resets
•

S

Serial Peripheral Interface (SPI)	
CALLL Stack Frame 54	
Special Features of the CPU 235 Special MCU Features 25	
SPI Module SPI1 Register Map	
Symbols Used in Opcode Descriptions	
Register Map 53	

т

Temperature and Voltage Specifications			
AC			
Timer1 139			
Timer2/3 141			
Timing Characteristics			
CLKO and I/O 271			
Timing Diagrams			
10-bit ADC Conversion (CHPS<1:0> = 01, SIMSAM = 0,			
ASAM = 0, SSRC<2:0> = 000)			
10-bit ADC Conversion (CHPS<1:0> = 01, SIMSAM = 0,			
ASAM = 1, SSRC<2:0> = 111,			
SAMC<4:0> = 00001)			
ADC Conversion Timing Characteristics			
(CHPS < 1:0 > = 01, SIMSAM = 0, ASAM = 1,			
SSRC<2:0> = 111, SAMC<4:0> = 00001) 308			
Brown-out Situations67			
External Clock 269			
I2Cx Bus Data (Master Mode) 302			
I2Cx Bus Data (Slave Mode) 304			
I2Cx Bus Start/Stop Bits (Master Mode) 302			
I2Cx Bus Start/Stop Bits (Slave Mode) 304			
Input Capture (CAPx) 275			
Motor Control PWM 277			
Motor Control PWM Fault 277			
OC/PWM			
Output Compare (OCx) 276			
Reset, Watchdog Timer, Oscillator Start-up Timer			
and Power-up Timer 272			
Timer1, 2 and 3 External Clock 273			
Timing Requirements			
CLKO and I/O 271			
External Clock 269			
Input Capture 275			
Timing Specifications			
10-bit ADC Requirements 309			
I2Cx Bus Data Requirements (Master Mode)			

I2Cx Bus Data Requirements (Slave Mode)	. 305		
Motor Control PWM Requirements	. 277		
Output Compare Requirements	. 276		
PLL Clock	. 270		
Reset, Watchdog Timer, Oscillator Start-up Timer,			
Power-up Timer and Brown-out Reset			
Requirements	. 272		
Simple OC/PWM Mode Requirements	. 276		
Timer1 External Clock Requirements	. 273		
Timer2 External Clock Requirements	. 274		
Timer3 External Clock Requirements	. 274		

U

UART Module	
UART1 Register Map 43	
Universal Asynchronous Receiver Transmitter (UART) 185	
Using the RCON Status Bits69	

V

Voltage Regulator (On-Chip)		
W		
Watchdog Time-out Reset (WDTR)	68	
Watchdog Timer (WDT)	235, 241	
Programming Considerations	241	
WWW Address	345	

WWW, On-Line Support.....13

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent						
From	0: Name							
	Company							
	Address							
	City / State / ZIP / Country							
A		FAX: ()						
	Application (optional):							
	ld you like a reply?YN							
Devi	ce: PIC24FJ16MC101/102 and PIC24FJ32MC101/102/104	Literature Number: DS39997C						
Ques	stions:							
1. V	What are the best features of this document?							
_								
_								
2. H	How does this document meet your hardware and software d	evelopment needs?						
_								
_								
3. E	3. Do you find the organization of this document easy to follow? If not, why?							
_								
_								
4. V	What additions to the document do you think would enhance	the structure and subject?						
_								
_								
5. N	5. What deletions from the document could be made without affecting the overall usefulness?							
_								
6. I	6. Is there any incorrect or misleading information (what and where)?							
_								
	la construction de la constructi							
7. H	How would you improve this document?							
_								
-								

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

		<u> PIC 24 FJ 16 MC1 02 T </u>	Examples:
Tape and Reel F Temperature Rai Package —	amily y Size (KB lag (if app nge		 a) PIC24FJ16MC102-E/SP: Motor Control PIC24, 16 KB program memory, 28-pin, Extended temperature, SPDIP package.
Architecture:	24 =	16-bit Microcontroller	
Flash Memory Family:	FJ =	Flash program memory, 3.3V	
Product Group:	MC1 =	Motor Control family	
Pin Count:	01 = 02 =	18-pin and 20-pin 28-pin and 32-pin	
Temperature Range:	l = E =	-40°C to+85°C (Industrial) -40°C to+125°C (Extended)	
Package:	P = SS = SP = SO = ML = PT = TL =	Skinny Plastic Dual In-Line - 300 mil bodý (SPDIP) Plastic Small Outline - Wide, 300 mil body (SOIC) Plastic Quad, No Lead Package - (28-pin) 6x6 mm body (QFN) Plastic Thin Quad Flatpack - (44-pin) 10x10 mm body (TQFP)	

PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV — ISO/TS 16949 —

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-62076-371-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11