

NPN 500 mA, 50 V resistor-equipped transistor; R1 = 1 k $\Omega$ , R2 = 10 k $\Omega$ 

Rev. 02 — 23 March 2009

**Product data sheet** 

## 1. Product profile

## 1.1 General description

NPN 500 mA Resistor-Equipped Transistor (RET) in a small Surface-Mounted Device (SMD) plastic package.

PNP complement: PDTB113ZT.

### 1.2 Features

- Built-in bias resistors
- Simplifies circuit design
- **500 mA output current capability**

### **1.3 Applications**

- Digital application in automotive and industrial segments
- Controlling IC inputs

### Reduces component count

- Reduces pick and place costs
- ±10 % resistor ratio tolerance
- Cost-saving alternative for BC817 series in digital applications
- Switching loads

### 1.4 Quick reference data

#### Table 1. Quick reference data

| Symbol           | Parameter                 | Conditions | Min | Тур | Max | Unit |
|------------------|---------------------------|------------|-----|-----|-----|------|
| V <sub>CEO</sub> | collector-emitter voltage | open base  | -   | -   | 50  | V    |
| lo               | output current            |            | -   | -   | 500 | mA   |
| R1               | bias resistor 1 (input)   |            | 0.7 | 1   | 1.3 | kΩ   |
| R2/R1            | bias resistor ratio       |            | 9   | 10  | 11  |      |



## 2. Pinning information

| Table 2. | Pinning            |                    |                |
|----------|--------------------|--------------------|----------------|
| Pin      | Description        | Simplified outline | Graphic symbol |
| 1        | input (base)       |                    |                |
| 2        | GND (emitter)      |                    | 3              |
| 3        | output (collector) |                    |                |
|          |                    |                    | sym007         |

# 3. Ordering information

| Table 3. Ordering information |      |  |         |
|-------------------------------|------|--|---------|
| Type number Package           |      |  |         |
|                               | Name | Description                              | Version |
| PDTD113ZT                     | -    | plastic surface-mounted package; 3 leads | SOT23   |

## 4. Marking

| Table 4. Marking codes |                             |
|------------------------|-----------------------------|
| Type number            | Marking code <sup>[1]</sup> |
| PDTD113ZT              | *7V                         |
|                        |                             |

- [1] \* = -: made in Hong Kong
  - \* = p: made in Hong Kong \* = t: made in Malaysia
  - \* = W: made in China

## 5. Limiting values

#### Table 5.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol           | Parameter                 | Conditions     | Min | Max | Unit |
|------------------|---------------------------|----------------|-----|-----|------|
| V <sub>CBO</sub> | collector-base voltage    | open emitter   | -   | 50  | V    |
| V <sub>CEO</sub> | collector-emitter voltage | open base      | -   | 50  | V    |
| $V_{\text{EBO}}$ | emitter-base voltage      | open collector | -   | 5   | V    |
| VI               | input voltage             |                |     |     |      |
|                  | positive                  |                | -   | +10 | V    |
|                  | negative                  |                | -   | -5  | V    |
| lo               | output current            |                | -   | 500 | mA   |

PDTD113ZT\_2 Product data sheet

## NPN 500 mA resistor-equipped transistor; R1 = 1 k $\Omega$ , R2 = 10 k $\Omega$

#### Table 5. Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

|                  |                         |                              | ,            |      |      |
|------------------|-------------------------|------------------------------|--------------|------|------|
| Symbol           | Parameter               | Conditions                   | Min          | Мах  | Unit |
| P <sub>tot</sub> | total power dissipation | $T_{amb} \le 25 \ ^{\circ}C$ | <u>[1]</u> _ | 250  | mW   |
| Tj               | junction temperature    |                              | -            | 150  | °C   |
| T <sub>amb</sub> | ambient temperature     |                              | -65          | +150 | °C   |
| T <sub>stg</sub> | storage temperature     |                              | -65          | +150 | °C   |
|                  |                         |                              |              |      |      |

[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.

## 6. Thermal characteristics

| Table 6.             | Thermal characteristics                     |             |              |     |     |      |
|----------------------|---|-------------|--------------|-----|-----|------|
| Symbol               | Parameter                                   | Conditions  | Min          | Тур | Max | Unit |
| R <sub>th(j-a)</sub> | thermal resistance from junction to ambient | in free air | <u>[1]</u> - | -   | 500 | K/W  |

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

## 7. Characteristics

#### Table 7.Characteristics


 $T_{amb} = 25 \circ C$  unless otherwise specified.

| Symbol              | Parameter                               | Conditions   | Min | Тур | Max | Unit |
|---------------------|---|--|-----|-----|-----|------|
| I <sub>CBO</sub>    | collector-base cut-off                  | $V_{CB} = 40 \text{ V}; \text{ I}_{E} = 0 \text{ A}$             | -   | -   | 100 | nA   |
|                     | current                                 | $V_{CB} = 50 \text{ V}; \text{ I}_{E} = 0 \text{ A}$             | -   | -   | 100 | nA   |
| I <sub>CEO</sub>    | collector-emitter cut-off<br>current    | $V_{CE} = 50 \text{ V}; \text{ I}_{B} = 0 \text{ A}$             | -   | -   | 0.5 | μA   |
| I <sub>EBO</sub>    | emitter-base cut-off<br>current         | $V_{EB} = 5 V; I_C = 0 A$  | -   | -   | 0.8 | mA   |
| h <sub>FE</sub>     | DC current gain                         | $V_{CE} = 5 \text{ V}; I_{C} = 50 \text{ mA}$                    | 70  | -   | -   |      |
| V <sub>CEsat</sub>  | collector-emitter<br>saturation voltage | $I_{C} = 50 \text{ mA}; I_{B} = 2.5 \text{ mA}$                  | -   | -   | 0.3 | V    |
| V <sub>I(off)</sub> | off-state input voltage                 | $V_{CE}$ = 5 V; $I_C$ = 100 $\mu$ A                              | 0.3 | 0.6 | 1   | V    |
| V <sub>I(on)</sub>  | on-state input voltage                  | $V_{CE} = 0.3 \text{ V}; I_{C} = 20 \text{ mA}$                  | 0.4 | 0.8 | 1.4 | V    |
| R1                  | bias resistor 1 (input)                 |  | 0.7 | 1   | 1.3 | kΩ   |
| R2/R1               | bias resistor ratio                     |  | 9   | 10  | 11  |      |
| C <sub>c</sub>      | collector capacitance                   | $V_{CB} = 10 \text{ V}; I_E = i_e = 0 \text{ A};$<br>f = 100 MHz | -   | 7   | -   | pF   |

## **NXP Semiconductors**


# PDTD113ZT

#### NPN 500 mA resistor-equipped transistor; R1 = 1 k $\Omega$ , R2 = 10 k $\Omega$



NPN 500 mA resistor-equipped transistor; R1 = 1 k $\Omega$ , R2 = 10 k $\Omega$ 

## 8. Package outline



# 9. Packing information

#### Table 8. Packing methods


The indicated -xxx are the last three digits of the 12NC ordering code.[1]

| Type number | Package | Description                    | Packing | quantity |
|-------------|---------|--------------------------------|---------|----------|
|             |         |                                | 3000    | 10000    |
| PDTD113ZT   | SOT23   | 4 mm pitch, 8 mm tape and reel | -215    | -235     |

[1] For further information and the availability of packing methods, see Section 13.

NPN 500 mA resistor-equipped transistor; R1 = 1 k $\Omega$ , R2 = 10 k $\Omega$ 

## **10. Soldering**



# **11. Revision history**

| Document ID    | Release date  | Data sheet status                              | Change notice        | Supersedes            |  |
|----------------|---|--|----------------------|-----------------------|--|
| PDTD113ZT_2    | 20090323  | Product data sheet                             | -                    | PDTD113Z_SER_1        |  |
| Modifications: |   | f this data sheet has been NXP Semiconductors. | redesigned to comply | with the new identity |  |
|                | <ul> <li>Legal texts h</li> </ul>   | ave been adapted to the n                      | ew company name wh   | ere appropriate.      |  |
|                | <ul> <li>Type numbers PDTD113ZK and PDTD113ZS removed</li> </ul>  |  |                      |                       |  |
|                | <ul> <li>Table 5 "Limiting values": typo for maximum value of V<sub>I</sub> positive corrected</li> </ul> |  |                      |                       |  |
|                | <ul> <li>Section 10 "Soldering": added</li> </ul>   |  |                      |                       |  |
|                | <ul> <li>Section 12 "L</li> </ul>   | egal information": updated                     | Ł                    |                       |  |
| PDTD113Z SER 1 | 20050405  | Product data sheet                             | -                    | -                     |  |

## **12. Legal information**

### 12.1 Data sheet status

| Document status <sup>[1][2]</sup> | Product status <sup>[3]</sup> | Definition  |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet      | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet    | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet        | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 12.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 12.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## **13. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### **NXP Semiconductors**

# PDTD113ZT

NPN 500 mA resistor-equipped transistor; R1 = 1 k $\Omega$ , R2 = 10 k $\Omega$ 

## 14. Contents

| 1    | Product profile 1         |
|------|---------------------------|
| 1.1  | General description       |
| 1.2  | Features                  |
| 1.3  | Applications 1            |
| 1.4  | Quick reference data      |
| 2    | Pinning information 2     |
| 3    | Ordering information 2    |
| 4    | Marking 2                 |
| 5    | Limiting values 2         |
| 6    | Thermal characteristics 3 |
| 7    | Characteristics 3         |
| 8    | Package outline 5         |
| 9    | Packing information 5     |
| 10   | Soldering 6               |
| 11   | Revision history 7        |
| 12   | Legal information 8       |
| 12.1 | Data sheet status 8       |
| 12.2 | Definitions 8             |
| 12.3 | Disclaimers               |
| 12.4 | Trademarks8               |
| 13   | Contact information 8     |
| 14   | Contents                  |
|      |                           |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 23 March 2009 Document identifier: PDTD113ZT\_2

