

1111

DLPR100

DLPS020-DECEMBER 2009

# DLP<sup>®</sup> Configuration PROM for DLPC100

Check for Samples: DLPR100

# **FEATURES**

www.ti.com

- Programmed for Use With the DLPC100 and DLP1700 (0.17 HVGA Chipset)
- Data Transfer up to 150 M-Bits/Second
- Single 2.7 to 3.6 V Supply
- 5 mA Active-Current, 1-µA Powerdown (Typ)
- -40°C to 85°C Operating Temperature Range


# DESCRIPTION

The DLPR100 is one of three components in the 0.17 HVGA chipset (see Block Diagram). Proper function and operation of the DLPR100 requires that it be used in conjunction with the other components of the 0.17 HVGA chipset. Refer to the 0.17 HVGA Chip-Set data sheet for further details (TI Literature Number DLPS017).

The serial flash device provides a storage solution for the DLPC100 device in the 0.17 HVGA chipset. The device operates on a single 2.7 V to 3.6 V power supply with current consumption as low as 5 mA active and 1  $\mu$ A for power-down. The DLPR100 supports the standard Serial Peripheral Interface (SPI). SPI clock frequencies of up to 75 MHz are supported.

## **ORDERING INFORMATION**

T <sub>A</sub>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	DLPR100DWC	By Pin 1



## TERMINAL FUNCTIONS

TERI	TERMINAL		DECODIDITION
NO.	NAME	I/O	DESCRIPTION
1	CS	I	Chip select, active low. When $\overline{\text{CS}}$ is high, the device is deselected and DO pin is high impedance.
2	DO	0	Data output. Data is shifted out on the falling edge of the Serial Clock (CLK) input pin.
3	WP	I	Write protect input, active low. Disables writes to the status register when the Status Register Protect (SRP) bit is set to a 1 state.
4	GND	_	Ground
5	DIO	I/O	Data input/output. Data is latched on the rising edge of the CLK input pin.
6	CLK	I	Serial clock. Provides the timing clock for the serial input and output operation.
7	HOLD	I	Hold input, active low. Allows the device to be paused. When $\overline{\text{HOLD}}$ is brought low, while $\overline{\text{CS}}$ is low, the DO pin will be at high impedance and signals on the DIO and CLK pins will be ignored. Device operation will resume when $\overline{\text{HOLD}}$ is brought high.
8	V <sub>CC</sub>	-	Power supply




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DLPS020-DECEMBER 2009



## **Related Documents**

DOCUMENT	TI LITERATURE NUMBER
DLP 0.17 HVGA Chip-Set data sheet	DLPS017
DLPC100 Digital Controller data sheet	DLPS019
DLP1700 0.17 HVGA DMD data sheet	DLPS018



## **Block Diagram**




Figure 1. Memory Blocks of the DLPR100

# **Functional Description**

The memory blocks of the DLPR100 are shown in Figure 1.

## **SPI** Operation

The DLPR100 is accessed through an SPI compatible bus. Data input on the DIO pin is sampled on the rising edge of the CLK. Data on the DO and DIO pins are clocked out on the falling edge of the CLK.

## Write Protection

Upon power-up or at power-down the DLPR100 will maintain a reset condition while VCC is below the threshold value of VWI. While reset, all operations are disabled and no instructions are recognized. During power-up and after the VCC voltage exceeds VWI, all program and erase related instructions are further disabled for a time of tPUW. This includes the Write Enable, Page Program, Sector Erase, Block Erase, Chip Erase and the Write Status Register instructions. Note that the chip select pin  $(\overline{CS})$  must track the VCC supply level at power-up until the VCC-min level and tVSL time delay is reached. If needed a pull-up resistor on  $\overline{CS}$  are used to accomplish this. After power-up the device is automatically placed in a write-disabled state with the Status Register Write Enable Latch (WEL) set to a 0. A Write Enable instruction must be issued before a write operation will be accepted. After completing a write operation the Write Enable Latch (WEL) is automatically cleared to a write-disabled status of 0. Software controlled write protection is facilitated using the Write Status Register instruction and setting the Status Register Protect (SRP) and Block Protect (TB, BP2, BP1, and BP0) bits. Additionally, the Power-down instruction offers an extra level of write protection as all instructions are ignored except for the Released Power-down instruction.

## **Control and Status Registers**

The Read Status Register instruction can be used to provide status on the availability of the Flash memory array, if the device is write enabled/disabled, and the state of write protect. The Write Status Resister instruction can be used to configure the device's write protection feature.

#### DLPS020-DECEMBER 2009



### Status Register

### Busy

Busy is a read only status register (S0) that is set to 1 state when the device is executing a write operation. When write operation is completed the BUSY bit will be cleared to a 0 state indicating the device is ready for further instructions.

## Write Enable Latch (WEL)

Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to a 1 after executing a Write Enable Instruction. The WEL status bit is cleared to a 0 when the device is write disabled. A write disable state occurs upon power-up.

#### Block Protect Bits (BP2, BP1, BP0)

Block Protect Bits are non-volatile read/write bits in the status register (S4,S3,S2) that provide Write Protection control and status. Block Protect bits can be set using the Write Status Register instruction. The factory default setting for the Block Protect bits is 0, none of the array protected. The Block Protect bits cannot be written to if the Status Register Protect (SRP) bit is set to 1 and the Write Protect (/WP) pin is low.

## Top/Bottom Block Protect (TB)

The Top/Bottom bit (TB) controls if the block protect bits (BP2,BP1,BP0) protect from the Top (TB=0) or the Bottom (TB=1) of the array. Factory default setting is TB=0. The TB bit cannot be written to if the Status Register Protect (SRP) bit is set to 1 and Write Protect (/WP) pin is low.

#### **Reserved Bits**

Status register bit location S6 is reserved for the future use. Device will read 0 for this bit.

#### Status Register Protect (SRP)

The Status Register Protect (SRP) bit is a read/write bit in status register (S7) that can be used in conjunction with the Write Protect (WP) pin to disable writes to the status register. When the SRP bit is set to 0 state (factory default) the WP pin has no control over Status Register. When the SRP bit is set to a 1 state, the Write Status Register is locked out while the WP pin is low. When the WP pin is high the Write Status Register instruction is allowed.

	S7	S6	S5	S4	S3	S2	S1	S0
S	SRP	(R)	ТВ	BP2	BP1	BP0	WEL	BUSY

Table 1. Status Register Bit Locations

#### **Table 2. Status Register Memory Protection**

	STATUS	REGISTER		MEMORY PROTECTION				
TB <sup>(1)</sup>	BP2	BP1	BP0	BLOCK(S)	ADDRESSES	DENSITY	PORTION	
Х	0	0	0	NONE	NONE	NONE	NONE	
0	0	0	1	31	1F0000h-1FFFFFh	64KB	Upper 1/32	
0	0	1	0	30 thru 31	1E0000h-1FFFFFh	128KB	Upper 1/16	
0	0	1	1	28 thru 31	1C0000h-1FFFFFh	256KB	Upper 1/8	
0	1	0	0	24 thru 31	180000h-1FFFFFh	512KB	Upper 1/4	
0	1	0	1	16 thru 31	100000h-1FFFFFh	1MB	Upper 1/2	
1	0	0	1	0	000000h-00FFFFh	64KB	Lower 1/32	
1	0	1	0	0 and 1	000000h-01FFFFh	128KB	Lower 1/16	
1	0	1	1	0 thru 3	000000h-03FFFFh	256KB	Lower 1/8	
1	1	0	0	0 thru 7	000000h-07FFFFh	512KB	Lower 1/4	
1	1	0	1	0 thru 15	000000h-0FFFFFh	1MB	Lower 1/2	

(1) x = don't care



STATUS REGISTER				MEMORY PROTECTION				
TB <sup>(1)</sup>	BP2	BP1	BP0	BLOCK(S)	ADDRESSES	DENSITY	PORTION	
х	1	1	Х	0 thru 31	000000h-1FFFFFh	2MB	ALL	

## Table 2. Status Register Memory Protection (continued)

# Instructions

The instruction set of the DLPR100 consists of fifteen basic instructions that are fully controlled through the SPI bus. Instructions are initiated by the falling edge of the Chip Select ( $\overline{CS}$ ). The first byte of data clocked into the DIO input provides the instruction code. Data on the DIO input is sampled on the rising edge of the clock with most significant bit (MSB) first. Instructions are completed with the rising edge of  $\overline{CS}$ .

MANUFACTURER ID	(M7-M0)	
Winbond Serial Flash	EFH	
DEVICE ID	(ID7-ID0)	(ID15-ID0)
INSTRUCTION	ABh, 90h	9Fh
W25X16A	14h	3015h

#### **Table 3. Manufacturer and Device Identification**

TEXAS INSTRUMENTS

www.ti.com

#### DLPS020-DECEMBER 2009

Table 4. Instruction Set <sup>(1)</sup>								
INSTRUCTION NAME	BYTE1 CODE	BYTE2	BYTE3	BYTE4	BYTE5	BYTE6	N-BYTES	
Write Enable	06h							
Write Disable	04h							
Read Status Register	05h	(S7–S0) <sup>(1)</sup>					See <sup>(2)</sup>	
Write Status Register	01h	S7–S0						
Read Data	03h	A23–A16	A15–A8	A7–A0	(D7–D0)	(Nest byte)	Continuous	
Fast Read	0Bh	A23–A16	A15–A8	A7–A0	dummy	(D7–D0)	(Nest byte) continuous	
Fast Read Dual Output	3Bh	A23–A16	A15–A8	A7–A0	dummy	I/O=(D6,D4,D2 ,D0) O=(D7,D5,D3, D1)	(one byte per 4 clocks cont.)	
Page Program	02h	A23–A16	A15–A8	A7–A0	(D7–D0)	(Nest byte)	Up to 256 bytes	
Block Erase (64KB)	D8h	A23–A16	A15–A8	A7–A0				
Sector Erase (4KB)	20h	A23–A16	A15–A8	A7–A0				
Chip Erase	C7h							
Power-down	B9h							
Release Power-down/Device ID	ABh	dummy	dummy	dummy	(ID7–ID0) <sup>(3)</sup>			
Manufacturer/Device	90h	dummy	dummy	00h	(M7–M0)	(ID7–ID0)		
JEDEC ID	9Fh	(M7–M0) Manufacturer	(ID15–ID8) Memory Type	(ID7–ID0) Capacity				

(1) Data bytes are shifted with Most significant Bit first. Byte fields with data in parenthesis indicate data being read from the device on the DO pin.

(2) The status register contents will repeat continuously until CS terminates the instruction

(3) The Device ID will repeat continuously until CS terminates the instruction


(4) See Manufacturer and Device ID table for Device ID information

DLPR100 instruction example using the Read data (03h) instruction is shown in Figure 2.

## Read Data (03h)

The Read Data instruction allows one or more data bytes to be sequentially read from the memory. The instruction is initiated by driving the CSpin low and then shifting the instruction code "03h" followed by a 24-bit address (A23–A0) into the DIO pin. The code and address bits are latched in the rising edge of the CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of the CLK with most significant bit (MSB) first. The address is automatically incremented to the next higher address after each byte of data is shifted out allowing for a continuous stream of data. The entire memory can be accessed with a single instruction as long as the clock continues. The instruction is completed by driving the CS high. If a Read Data instruction is issued while a write operation is in process the instruction is ignored and will not have any effect on the current operation.





## Figure 2. Read Data Instruction Sequence Diagram

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.6	4.0	V
V <sub>IO</sub>	Voltage applied to any pin	Relative to ground	-0.6	V <sub>CC</sub> + 0.4	V
V <sub>IOT</sub>	Transient voltage on any pin	<20 ns transient relative to ground	-2.0	V <sub>CC</sub> + 2.0	V
T <sub>stg</sub>	Storage temperature		-65	150	°C
$T_{LEAD}$	Lead temperature			See <sup>(2)</sup>	°C
$V_{\text{ESD}}$	Electrostatic discharge voltage	Human Body Model <sup>(3)</sup>	-2000	2000	V

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Compliant with JEDEC standards J-STD-20C for small body Sn-Pb or Pb-free (Green) assembly and the European directive on restrictions on hazardous substance (RoHS) 2002/95/EU.

(3) JEDEC Std JESD22-A114A (C1 = 100 pF, R1 = 1500  $\Omega$ , R2 = 500  $\Omega$ ).

# **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER	CONDITIONS	MIN MAX	UNIT
V	Supply voltogo	Fr = 50MHz, f <sub>R</sub> = 33 MHz	2.3 3.6	V
V <sub>CC</sub>	Supply voltage	Fr = 75 MHz, f <sub>R</sub> = 33 MHz	2.7 3.6	V
T <sub>A</sub>	Ambient operating temperature	Industrial	-40 85	°C

## POWER-UP TIMING AND WRITE INHIBIT THRESHOLD<sup>(1)</sup>

	PARAMETER	MIN	MAX	UNIT
t <sub>VSL</sub>	$V_{CC}(min)$ to $\overline{CS}$ low	10		μs
t <sub>PUW</sub>	Time delay before write instruction	1	10	ms
V <sub>WI</sub>	Write inhibit threshold voltage	1	2	V

(1) Parameters are characterized only

ÈXAS **INSTRUMENTS** 

DLPS020-DECEMBER 2009

www.ti.com




Figure 3. Power-Up Timing and Voltage Levels

# **DC ELECTRICAL CHARACTERISTICS**

	PARAMETER	CONDITIO	MIN	TYP	MAX	UNIT	
CIN	Input capacitance <sup>(1)</sup>	$V_{IN} = 0 V$			6	pF	
Cout	Output capacitance <sup>(1)</sup>	V <sub>OUT</sub> = 0 V				8	pF
ILI	Input leakage					±2	μA
ILO	I/O leakage					±2	μA
I <sub>CC1</sub>	Standby current	$\overline{\text{CS}} = \text{V}_{\text{CC}}, \text{V}_{\text{IN}} = \text{GND or V}_{\text{CC}}$			25	50	μA
I <sub>CC2</sub>	Power-down current	$\overline{\text{CS}} = \text{V}_{\text{CC}}, \text{V}_{\text{IN}} = \text{GND or V}_{\text{CC}}$	$\overline{CS} = V_{CC}, V_{IN} = GND \text{ or } V_{CC}$				μA
I <sub>CC3</sub>	Current read data/dual output read <sup>(2)</sup>	$C = 0.1 V_{CC}/0.9 V_{CC} DO = open$	1 MHz		5/6	7/8	mA
			33 MHz		7/8	11/12	mA
			50 MHz		9/10	13/15	mA
			75 MHz		11/12	16/18	mA
I <sub>CC4</sub>	Current page program	$\overline{\text{CS}} = \text{V}_{\text{CC}}$		20	25	mA	
I <sub>CC5</sub>	Current Write Status Register	$\overline{CS} = V_{CC}$		10	18	mA	
I <sub>CC6</sub>	Current sector/block erase	$\overline{\text{CS}} = \text{V}_{\text{CC}}$		20	25	mA	
I <sub>CC7</sub>	Current chip erase	$\overline{CS} = V_{CC}$		20	25	mA	
VIL	Low-level input voltage		-0.5		V <sub>CC</sub> x 0.3	V	
VIH	High-level input voltage		V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.4	V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> - 0.7			V	

Tested on sample basis and specified through design and characterization data  $T_A\!\!=25^\circ C,\,V_CC$  = 3.0 V Checker board pattern (1)

(2)

# **AC ELECTRICAL CHARACTERISTICS**

 $V_{\text{CC}}$  = 2.3 V to 3.6 V unless otherwise specified

SYMBOL	ALT	DESCRIPTION	MIN	TYP	MAX	UNIT
FR	f <sub>C</sub>	Clock frequency for all instructions, except read data(03h) 2.3–3.6 V $\rm V_{CC}$			50	MHz
FR	f <sub>C</sub>	Clock frequency for all instructions, except read data(03h) 2.7–3.6 V $\rm V_{CC}$			75	MHz
f <sub>R</sub>		Clock frequency read data(03h)			33	MHz



DLPS020-DECEMBER 2009

## AC ELECTRICAL CHARACTERISTICS (continued)

 $V_{CC}$  = 2.3 V to 3.6 V unless otherwise specified

SYMBOL	ALT	DESCRIPTION	MIN	TYP	MAX	UNIT
t <sub>CLH</sub> , t <sub>CLL</sub>		Clock high, low time, for fast read(0Bh, 3Bh)/other instructions except read data (03h) <sup>(1)</sup>	6/7			ns
tCLH, t <sub>CLL</sub>		Clock high, low time, for all instructions 2.3 V-3.6 V $V_{CC}^{(1)}$	8			ns
t <sub>CRLH</sub> , t <sub>CRLL</sub>		Clock high, low time, for read data(03h) instructions <sup>(1)</sup>	8			ns
t <sub>CLCH</sub>		Clock rise time peak to peak <sup>(2)</sup>	0.1			V/ns
t <sub>CHCL</sub>		Clock fall time peak to peak <sup>(2)</sup>	0.1			V/ns
t <sub>SLCH</sub>	t <sub>CSS</sub>	CS active setup time relative to CLK	5			ns
t <sub>CHSL</sub>		CS Not active Hold time relative to CLK	5			ns
t <sub>DVCH</sub>	t <sub>DSU</sub>	Data in setup time	2			ns
t <sub>CHDX</sub>	t <sub>DH</sub>	Data in hold time	5			ns
t <sub>CHSH</sub>		CS active hold time relative to CLK	5			ns
t <sub>SHCH</sub>		CS not active setup time relative to CLK	5			ns
t <sub>SHSL</sub>	t <sub>CSH</sub>	CS deselect time (for array read->array read/erase or program->Read Status Register)				ns
t <sub>SHQZ</sub>	t <sub>DIS</sub>	Output disable time <sup>(3)</sup>			7	ns
t <sub>CLQV</sub>	t <sub>V</sub>	Clock low to output valid 2.7-3.6 V/ 3.0-3.6 V/ 2.3-3.6V			7/6/9	ns
t <sub>CLQX</sub>	t <sub>OH</sub>	Output hold time	0			ns
t <sub>HLCH</sub>		HOLD active setup time relative to CLK	5			ns
t <sub>CHHH</sub>		HOLD active Hold time relative to CLK	5			ns
t <sub>HHCH</sub>		HOLD Not active setup time relative to CLK	5			ns
t <sub>CHHL</sub>		HOLD Not active Hold time relative to CLK	5			ns
t <sub>HHQX</sub>	t <sub>LZ</sub>	HOLD to output low-Z <sup>(3)</sup>			7	ns
t <sub>HLQZ</sub>	t <sub>HZ</sub>	HOLD to output high-Z <sup>(3)</sup>			12	ns
t <sub>WHSL</sub>		Write protect setup time before $\overline{CS}$ low <sup>(4)</sup>	20			ns
t <sub>SHWL</sub>		Write protect Hold time after $\overline{CS}$ high <sup>(4)</sup>	100			ns
t <sub>DP</sub>		CS high to power-down mode <sup>(3)</sup>			3	μs
t <sub>RES1</sub>		CS high to standby mode without electronic signature Read <sup>(3)</sup>			3	μs
t <sub>RES2</sub>		CS high to standby mode with electronic signature Read <sup>(3)</sup>			1.8	μs
t <sub>W</sub>		Write Status Register time		10	15	ms
t <sub>BP1</sub>		Byte program time (first byte) <sup>(5)</sup>		30	50	μs
t <sub>BP2</sub>		Additional byte program time (after first byte) <sup>(5)</sup>		6	12	μs
t <sub>PP</sub>		Page program time		1.6	3	ms
t <sub>SE</sub>		Sector erase time (4KB)		120	200	ms
t <sub>BE</sub>		Block erase time (64KB)		0.32	1	S
t <sub>CE</sub>		Chip erase time		10	20	S

Clock high + clock low must be less than or equal to 1/fC. (1)

Value ensured by design and/or characterization, not production tested. (2)


(3) Value ensured by design and/or characterization, not production tested.

(4) (5) Only applicable as a constraint for Write Status Register instruction when Sector Protect Bit is set to 1. For multiple bytes after the first byte within a page,  $t_{BPN} = t_{BP1} + t_{BP2} * N(typical)$  and  $t_{BPN} = t_{BP1} + t_{BP2} * N(max)$ , where N = number of bytes programmed


# DLPR100

DLPS020-DECEMBER 2009

Serial Output Timing



Input Timing



Texas Instruments

www.ti.com




# DLPR100

DLPS020-DECEMBER 2009

#### www.ti.com

HOLD Timing



# DLPR100



www.ti.com

## DLPS020-DECEMBER 2009

# Table 5. Revision History

REVISION	SECTION(S)	COMMENT
*	All	Initial release



# PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
DLPR100DWC	LIFEBUY	SOIC	DWC	8	1	Pb-Free (RoHS)	POST-PLATE	Level-3-260C-168 HR	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DWC (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash protusions and should be measured from the bottom of the package.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated