

SBAS396A-JUNE 2007-REVISED JUNE 2008

16-Bit, Single-Channel, ±18V Output (Unbuffered), Ultra-Low Power, Serial Interface DIGITAL-TO-ANALOG CONVERTER

FEATURES

- 16-Bit Resolution
- Output: ±18V for ±18V Reference Input
- ±18V Supply Operation
- Very Low Power
- High Accuracy INL: 1LSB
- Low Noise: 10nV/√Hz
- Fast Settling: 1μs to 1LSB
- Fast SPI™ Interface: Up To 50MHz
- 16-Pin TSSOP Package
- Selectable Reset to Zero or Midscale


APPLICATIONS

- Portable Equipment
- Automatic Test Equipment
- Industrial Process Control
- Data Acquisition Systems
- Optical Networking

DESCRIPTION

The DAC8871 is a 16-bit, single-channel, serial input, voltage output digital-to-analog converter (DAC). The output range is determined by the reference voltage, $V_{\rm REFH}$ and $V_{\rm REFL}$. By properly selecting the reference, the output can be unipolar or bipolar, and up to $\pm 18 \rm V$. The DAC8871 provides excellent linearity (1LSB INL), low noise, and fast settling (1 μs to 1LSB of full scale output) over the specified temperature range of $-40^{\circ} C$ to $+105^{\circ} C$. The output is unbuffered, which reduces the power consumption and the error introduced by the buffer. This device features a standard high-speed clock (up to 50MHz), and a 3V or 5V SPI serial interface to communicate with the DSP or microprocessors. For optimum performance, a set of Kelvin connections to external reference are provided.

The DAC8871 is available in a TSSOP-16 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TI DSP is a trademark of Texas Instruments. SPI, QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

| PRODUCT | MINIMUM RELATIVE ACCURACY (LSB) | DIFFERENTIAL NONLINEARITY (LSB) | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | PACKAGE- LEAD | PACKAGE DESIGNATOR |
|----------|--|---------------------------------------|-----------------------------------|--------------------|------------------|-----------------------|
| DAC8871B | ±1 | ±1 | -40°C to +105°C | 8871 | TSSOP-16 | PW |
| DAC8871 | ±3 | ±1 | -40°C to +105°C | 8871 | TSSOP-16 | PW |

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

| | | DAC8871 | UNIT |
|--|---------------------|---------------------------------|------|
| V _{DD} to GND | | -0.3 to +7 | V |
| Digital input voltage to GND | | -0.3 to (V _{DD} + 0.3) | V |
| AGND to DGND | | -0.3 to +0.3 | V |
| V _{CC} to V _{SS} | | -0.3 to +39.6 | V |
| V _{CC} to AGND | | -0.3 to +19.8 | V |
| V _{SS} to AGND | | +0.3 to -19.8 | V |
| V _{REFH} to V _{REFL} | | -0.3 to +39.6 | V |
| V _{REFH} to AGND | | -0.3 to +19.8 | V |
| V _{REFL} to AGND | | -19.8 to +17.5 | V |
| Operating temperature range | | -40 to +105 | °C |
| Storage temperature range | | -65 to +150 | °C |
| Maximum junction temperature (| Г _Ј max) | +150 | °C |
| Power dissipation | | $(T_J max - T_A)/\theta_{JA}$ | W |
| Thermal impedance, θ _{JA} | TSSOP-16 | 161.4 | C/W |

⁽¹⁾ Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

www.ti.com

ELECTRICAL CHARACTERISTICS

All specifications at $T_A = T_{MIN}$ to T_{MAX} , $V_{CC} = +15V$, $V_{SS} = -15V$, $V_{REFH} = +10V$, $V_{REFL} = -10V$, and $V_{DD} = +5V$, unless otherwise noted; specifications subject to change without notice.

| | | | | DAC8871 | | | |
|------------|--------------------------|------------------------|--|-------------|----------------|-----------------|--------------------|
| i | PARAMETER | | CONDITIONS | MIN TYP MAX | | | UNIT |
| STATI | C PERFORMANCE | | - | | | | |
| | Resolution | | | 16 | | | Bits |
| | | D.4.00074B | V _{REFH} = 10V, V _{REFL} = -5V | | ±0.75 | ±1 | LSB |
| | Linearity error | DAC8871B | $V_{REFH} = 10V$, $V_{REFL} = -10V$ | | ±1 | ±1.5 | LSB |
| | | DAC8871 | | | ±1 | ±3 | LSB |
| | Differential linearity | / error | | | ±0.25 | ±1 | LSB |
| | Gain error | | T _A = +25°C | | ±0.5 | 2 | LSB |
| | Gain drift | | | | ±0.1 | | ppm/°C |
| | Bipolar zero error | | T _A = +25°C | | ±1 | ±4 | LSB |
| | Bipolar drift | | | | ±0.1 | | ppm/°C |
| | Zero code error | | T _A = +25°C | | ±0.5 | ±2 | LSB |
| | Zero code drift | | | | ±0.05 | | ppm/°C |
| OUTP | UT CHARACTERIST | TICS | | | | ' | |
| | Voltage output | | | V_{REFL} | | V_{REFH} | V |
| | Output impedance | | | | 6.25 | | kΩ |
| | Settling time | | To 1LSB of FS, C _L = 15 pF | | 1 | | μs |
| | Slew rate ⁽¹⁾ | | C _L = 15pF | | 40 | | V/μs |
| | Digital feedthrough (2) | | | | 0.2 | | nV-s |
| | Output noise | | T _A = +25°C | | 10 | | nV/√ Hz |
| | Power supply rejection | | Supplies vary ±10% | | | 1 | LSB |
| REFE | RENCE INPUT | | - | | | <u> </u> | |
| V_{REFH} | Ref high input volta | age range | | 0 | | +18 | V |
| V_{REFL} | Ref low input volta | ge range | | -18 | V _F | REFH - 1.25 | V |
| 1 | Ref high input curr | ent | | | 1.3 | | mA |
| | Ref low input curre | ent | | | -1.3 | | mA |
| 1 | Reference input im | pedance ⁽³⁾ | | 7.5 | | | kΩ |
| 1 | | | Code = 0000h | | 75 | | pF |
| | Reference input ca | pacitance | Code = FFFFh | | 120 | | pF |
| DIGITA | AL INPUTS | | 1 | | | | |
| ., | | | V _{DD} = +5V | DGND | | 0.8 | V |
| V_{IL} | Input low voltage | | V _{DD} = +3V | DGND | | 0.6 | V |
| | | | V _{DD} = +5V | 2.6 | | V_{DD} | V |
| V_{IH} | Input high voltage | | V _{DD} = +3V | 2.1 | | V _{DD} | V |
| | Input current | | | | | ±1 | μΑ |
| | Input capacitance | | | | | 10 | pF |

⁽¹⁾ Slew Rate is measured from 10% to 90% of transition when the output changes from 0 to full scale.

⁽²⁾ Digital feedthrough is defined as the impulse injected into the analog output from the digital input. It is measured when the DAC output does not change; CS is held high, while SCLK and DIN signals are toggled. It is specified with a full-scale code change on the SDI bus (that is, from all 0s to all 1s and vice versa).

⁽³⁾ Reference input resistance is code-dependent, with a minimum at 8555h




All specifications at $T_A = T_{MIN}$ to T_{MAX} , $V_{CC} = +15V$, $V_{SS} = -15V$, $V_{REFH} = +10V$, $V_{REFL} = -10V$, and $V_{DD} = +5V$, unless otherwise noted; specifications subject to change without notice.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|------------|-------|-------|----------|------|
| POWER SUPPLY | | | | | |
| V _{cc} | | +13.5 | +15 | +19.8 | V |
| V _{SS} | | -19.8 | -15 | -13.5 | V |
| V_{DD} | | +2.7 | | +5.5 | V |
| Icc | | | 0.01 | 2 | μΑ |
| I _{SS} | | | -0.01 | -2 | μΑ |
| I _{DD} | | | 3 | 10 | μΑ |
| Power | | | 15 | 30 | μW |
| TEMPERATURE RANGE | | | | <u> </u> | |
| Specified performance | | -40 | | +105 | °C |



PIN CONFIGURATION (NOT TO SCALE)

PW PACKAGE TSSOP-16 (TOP VIEW)



TERMINAL FUNCTIONS

| TERM | MINAL | DESCRIPTION | | | | | | |
|------|----------------------|---|--|--|--|--|--|--|
| NO. | NAME | DESCRIPTION | | | | | | |
| 1 | V _{OUT} | Analog output of the DAC | | | | | | |
| 2 | V _{CC} | Positive analog power supply: +15V | | | | | | |
| 3 | V_{SS} | Negative analog power supply: –15V | | | | | | |
| 4 | AGND | Analog ground | | | | | | |
| 5 | V_{REFH} F | V _{REFH} reference input (Force). Connect to external V _{REFH} . | | | | | | |
| 6 | V _{REFH-} S | V _{REFH} reference input (Sense). Connect to external V _{REFH} . | | | | | | |
| 7 | V _{REFL} -S | V _{REFL} reference input (Sense). Connect to external V _{REFL} . | | | | | | |
| 8 | V_{REFL} F | V _{REFL} reference input (Force). Connect to external V _{REFL} . | | | | | | |
| 9 | V_{DD} | Digital power. +5V for 5V interface logic; +3V for 3V logic. | | | | | | |
| 10 | RSTSEL | Power-On-Reset select. Determines V_{OUT} after power-on reset. If tied to V_{DD} , the DAC latch is set to mid-scale after power-on, and V_{OUT} is $(V_{REFH} - V_{REFL})/2$. If tied to DGND, the DAC latch is cleared ('0'), and V_{OUT} is V_{REFL} . | | | | | | |
| 11 | RST | Reset (active low) | | | | | | |
| 12 | CS | Chip select input (active low). Data are not clocked into SDI unless CS is low. | | | | | | |
| 13 | SCLK | Serial clock input | | | | | | |
| 14 | SDI | Serial data input. Data are latched into input register on the rising edge of SCLK. | | | | | | |
| 15 | LDAC | Load DAC control input (active low). When LDAC is low, the DAC latch is simultaneously updated with the content of the input register. | | | | | | |
| 16 | DGND | Digital ground | | | | | | |



TIMING DIAGRAMS




Figure 1. Case 1—LDAC Tied Low




Figure 2. Case 2—LDAC Active

www.ti.com

TIMING CHARACTERISTICS: $V_{DD} = +5V^{(1)}$ (2)

At -40°C to +105°C, unless otherwise noted.

| | PARAMETER | MIN | MAX | UNIT |
|--------------------|---|-----|-----|------|
| t _{SCK} | SCLK period | 20 | | ns |
| t _{WSCK} | SCLK high or low time | 10 | | ns |
| t _{Delay} | Delay from SCLK high to CS low | 10 | | ns |
| t _{Lead} | CS enable lead time | 10 | | ns |
| t _{Lag} | CS enable lag time | 10 | | ns |
| t _{DSCLK} | Delay from CS high to SCLK high | 10 | | ns |
| t _{TD} | CS high between active period | 30 | | ns |
| t _{SU} | Data setup time (input) | 10 | | ns |
| t _{HO} | Data hold time (input) | 0 | | ns |
| t _{WLDAC} | LDAC width | 30 | | ns |
| t _{DLDAC} | Delay from CS high to LDAC low | 30 | | ns |
| t _{RST} | Reset (RST) low | 10 | | ns |
| | V _{DD} high to $\overline{\text{CS}}$ low (power-up delay) | 10 | | μs |

⁽¹⁾ Assured by design. Not production tested.(2) Sample tested during the initial release and after any redesign or process changes that may affect this parameter.



TYPICAL CHARACTERISTICS

At T_A = +25°C, V_{DD} = +5V, V_{CC} = +15V, V_{SS} = -15V, V_{REFH} = +10V, and V_{REFL} =-10V, unless otherwise noted.




Figure 3.




Figure 5.




Figure 7.




Figure 4.




Figure 6.




Figure 8.



At $T_A = +25$ °C, $V_{DD} = +5$ V, $V_{CC} = +15$ V, $V_{SS} = -15$ V, $V_{REFH} = +10$ V, and $V_{REFL} = -10$ V, unless otherwise noted.




Figure 9.



. igaio o




Figure 11.




Figure 13.




Figure 10.




Figure 12.




Figure 14.



At $T_A = +25$ °C, $V_{DD} = +5$ V, $V_{CC} = +15$ V, $V_{SS} = -15$ V, $V_{REFH} = +10$ V, and $V_{REFL} = -10$ V, unless otherwise noted.




Figure 15.




Figure 16.




Figure 17.





Figure 18.









Figure 20.





At $T_A = +25$ °C, $V_{DD} = +5$ V, $V_{CC} = +15$ V, $V_{SS} = -15$ V, $V_{REFH} = +10$ V, and $V_{REFL} = -10$ V, unless otherwise noted.














Copyright © 2007–2008, Texas Instruments Incorporated



At $T_A = +25$ °C, $V_{DD} = +5$ V, $V_{CC} = +15$ V, $V_{SS} = -15$ V, $V_{REFH} = +10$ V, and $V_{REFL} = -10$ V, unless otherwise noted.




Figure 27.




Figure 28.





Figure 29.






Figure 31.





Figure 32.




At T_A = +25°C, V_{DD} = +5V, V_{CC} = +15V, V_{SS} = -15V, V_{REFH} = +10V, and V_{REFL} =-10V, unless otherwise noted.



Time (0.5µs/div)


Figure 33.



Time $(0.5\mu\text{s/div})$

Figure 34.





Time (0.5 μ s/div)

Figure 35.

DAC SETTLING TIME (RISING)




Figure 36.




Figure 37.

Copyright © 2007–2008, Texas Instruments Incorporated



THEORY OF OPERATION

GENERAL DESCRIPTION

The DAC8871 is a 16-bit, single-channel, serial-input, voltage-output DAC. It operates from a dual power supply ranging from $\pm 13.5 \text{V}$ to $\pm 19.8 \text{V}$, and typically consumes $10 \mu \text{A}$. The output range is from V_{REFL} to V_{REFH} . Data are written to this device in a 16-bit word format, via an SPI serial interface. To ensure a known power-up state, the DAC8871 is designed with a power-on reset function. After power on, the state of the RSTSEL pin sets the value of the input register and DAC latch, which sets the output state of the V_{OUT} pin. Refer to the Power-On Reset and Hardware Reset section for more details.

Kelvin sense connections for the reference and analog ground are also included.

DIGITAL-TO-ANALOG SECTIONS

The DAC architecture consists of two matched DAC sections and is segmented. A simplified circuit diagram is shown in Figure 38. The four MSBs of the 16-bit data word are decoded to drive 15 switches, E1 to E15. Each of these switches connects one of 15 matched resistors to either V_{REFH} or V_{REFL}. The remaining 12 bits of the data word drive switches S0 to S11 of a 12-bit voltage mode R-2R ladder network.




Figure 38. DAC Architecture

OUTPUT RANGE

The output of the DAC is:

$$V_{OUT} = \frac{V_{REFH} - V_{REFL}}{65536} \times Code + V_{REFL}$$
(1)

Where Code is the decimal data word loaded to the DAC latch.

For example, if V_{REFH} is +10V, and V_{REFL} is -10V, the range of V_{OUT} is from -10V (Code = 0000h) to +10V (Code = FFFFh).

The range of V_{REFL} is from -18V to (V_{REFH} - 1.25V), and the range of V_{REFH} is 0V to +18V. The output from the DAC8871 can be unipolar (from 0V to +18V) or bipolar by setting the proper V_{REFL} and V_{REFH} values.

www.ti.com

POWER-ON RESET AND HARDWARE RESET

The DAC8871 has a power-on reset function. When the RSTSEL pin is low (tied to DGND), and after power-on or a hardware reset signal is applied to the \overline{RST} pin, the DAC latch is cleared ('0') and the V_{OUT} pin is set to negative full-scale. When RSTSEL is high, the DAC latch and V_{OUT} are set to mid-scale.

SERIAL INTERFACE

The DAC8871 digital interface is a standard 3-wire connection compatible with SPI, QSPI™, Microwire™ and TI DSP™ interfaces, which can operate at speeds up to 50 Mbits/second. The data transfer is framed by the chip select (CS) signal. The DAC works as a bus slave. The bus master generates the synchronize clock (SCLK) and initiates the transmission. When CS is high, the DAC is not accessed, and SCLK and SDI are ignored. The bus master accesses the DAC by driving CS low. Immediately following the high-to-low transition of CS, the serial input data on the SDI pin are shifted out from the bus master synchronously on the falling edge of SCLK and latched on the rising edge of SCLK into the input shift register, MSB first. The low-to-high transition of CS transfers the content of the input shift register to the input register.

All data registers are 16 bits. It takes 16 SCLK cycles to transfer one data word to the device. To complete a whole data word, \overline{CS} must be taken high immediately after the 16th SCLK is clocked in. If more than 16 SCLK cycles are applied while \overline{CS} is low, the last 16 bits are transferred into the input register on the rising edge of \overline{CS} . However, if \overline{CS} is not kept low during the entire 16 SCLK cycles, the data are corrupted. In this case, reload the DAC latch with a new 16-bit word.

The DAC8871 has an LDAC pin that allows the DAC latch to be updated asynchronously by bringing LDAC low after CS goes high. In this case, LDAC must be kept high while CS is low. If LDAC is permanently tied low, the DAC latch will be updated immediately after the input register is loaded (caused by the low-to-high transition of CS).

EXTERNAL AMPLIFIER SELECTION

The output of the DAC8871 is unbuffered. The output impedance is approximately $6.2k\Omega$. If the applications require an external buffer amplifier, the selected amplifier must have a low-offset voltage (1LSB = $305\mu V$ for $\pm 10V$ output range), eliminating the need for output offset trims. Input bias current should also be low because the bias current multiplied by the DAC output impedance (approximately $6.25k\Omega$) adds to the zero-code error. Rail-to-rail input and output performance is required. For fast settling, the slew rate of the operational amplifier should not impede the settling time of the DAC. The output impedance of the DAC is constant and code-independent, but in order to minimize gain errors, the input impedance of the output amplifier should be as high as possible. The amplifier should also have a 3dB bandwidth of 1MHz or greater. The amplifier adds another time constant to the system, thus increasing the settling time of the output. A higher 3dB amplifier bandwidth results in a shorter effective settling time of the DAC and amplifier combination.




Figure 39. DAC8871 with External Amplifier

Copyright © 2007–2008, Texas Instruments Incorporated



APPLICATION INFORMATION

REFERENCE INPUT

The DAC full-scale output voltage is determined by the reference voltage, as shown in the Output Range section.

Reference input V_{REFH} can be any voltage from 0V to +18V. Reference input V_{REFL} can be any voltage from -18V to (V_{REFH} - 1.25V). The current into the V_{REFH} input and out of V_{REFL} depends on the DAC output voltages. Refer to Figure 27 and Figure 28 for details. The reference input appears as a varying load to the reference. If the reference can sink or source the required current, a reference buffer is not required. The DAC8871 features a reference drive (force) and sense connection that minimizes the internal errors caused by the changing reference current and the circuit impedances. Figure 40 shows a typical reference configuration.




Figure 40. Buffered Reference Connection

POWER-SUPPLY BYPASSING

For accurate, high-resolution performance, bypassing the supply pins with a $10\mu F$ tantalum capacitor in parallel with a $0.1\mu F$ ceramic capacitor is recommended.

POWER-SUPPLY SEQUENCING

The analog supplies (V_{CC} and V_{SS}) must power up before the digital supply (V_{DD}). All three supplies must power up before the reference voltages (V_{REFH} and V_{REFL}) are applied. Additionally, because the DAC input shift register is not reset during a power-on reset (or a hardware reset through the \overline{RST} \overline{pin}), the \overline{CS} pin must not be unintentionally asserted during power-up of the device. It is recommended that the \overline{CS} pin be connected to V_{DD} through a pull-up resistor to avoid improper power-up.

Like<u>wise</u>, the state of the LDAC pin must not be accidentally changed during power-up. It is recommended that the LDAC pin be connected to V_{DD} through a pull-up resistor, unless it is permanently tied to ground.

To ensure that the ESD protection circuitry of this device is not activated, all other digital pins must be kept at ground potential until V_{DD} is applied.





21-May-2010

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|-----------------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| DAC8871SBPW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| DAC8871SBPWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| DAC8871SBPWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| DAC8871SBPWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| DAC8871SPW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| DAC8871SPWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| DAC8871SPWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| DAC8871SPWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

21-May-2010

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DAC8871SBPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| DAC8871SPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DAC8871SBPWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| DAC8871SPWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

www.ti.com/communications

www.ti.com/consumer-apps

www.ti.com/computers

www.ti.com/energy

www.ti.com/industrial

www.ti.com/medical

www.ti.com/security

| Products | | Applications |
|----------|---------------------|---------------|
| Audia | ununu ti com/ou dio | Automotivo on |

Wireless Connectivity

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals **DLP® Products** Consumer Electronics www.dlp.com DSP dsp.ti.com **Energy and Lighting** Clocks and Timers www.ti.com/clocks Industrial Interface interface.ti.com Medical Logic logic.ti.com Security Power Mgmt Space, Avionics and Defense power.ti.com

www.ti.com/wirelessconnectivity

www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

www.ti-rfid.com

OMAP Mobile Processors www.ti.com/omap **TI E2E Community** e2e.ti.com