

www.ti.com

SBAS456A - DECEMBER 2008 - REVISED OCTOBER 2009

# 12-BIT 8-CHANNEL SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH I<sup>2</sup>C<sup>™</sup> INTERFACE

Check for Samples: ADS7828-Q1

# FEATURES


- Qualified for Automotive Applications
- 8-Channel Multiplexer
- 50-kHz Sampling Rate
- No Missing Codes
- 2.7-V to 5-V Operation
- Internal 2.5-V Reference
- I<sup>2</sup>C<sup>™</sup> Interface Supports Standard, Fast, and High-Speed Modes
- TSSOP-16 Package

# DESCRIPTION

## APPLICATIONS

- Voltage-Supply Monitoring
- Isolated Data Acquisition
- Transducer Interfaces
- Battery-Operated Systems
- Remote Data Acquisition

The ADS7828 is a single-supply low-power 12-bit data acquisition device that features a serial I<sup>2</sup>C interface and an 8-channel multiplexer. The analog-to-digital (A/D) converter features a sample-and-hold amplifier and internal asynchronous clock. The combination of an I<sup>2</sup>C serial 2-wire interface and micropower consumption makes the ADS7828 ideal for applications requiring the A/D converter to be close to the input source in remote locations and for applications requiring isolation. The ADS7828 is available in a TSSOP-16 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. I2C is a trademark of NXP Semiconductors.

# ADS7828-Q1

#### SBAS456A-DECEMBER 2008-REVISED OCTOBER 2009

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ORDERING INFORMATION**<sup>(1)</sup>

T <sub>A</sub>	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	1000 to 0500 ±2 T0000 DW Deck ( 0500		ADS7828EIPWRQ1	7828EI	
-40 0 10 85 0	±1	TSSOP – PW	Reel of 2500	ADS7828EBIPWRQ1	PREVIEW


For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI (1) web site at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging. (2)



#### **TERMINAL FUNCTIONS**

TERMINA	L	DESCRIPTION
NAME	NO.	DESCRIPTION
CH0	1	Analog input channel 0
CH1	2	Analog input channel 1
CH2	3	Analog input channel 2
СНЗ	4	Analog input channel 3
CH4	5	Analog input channel 4
CH5	6	Analog input channel 5
CH6	7	Analog input channel 6
CH7	8	Analog input channel 7
GND	9	Analog ground
REF <sub>IN</sub> /REF <sub>OUT</sub>	10	Internal 2.5-V reference / external reference input
СОМ	11	Common to analog input channel
A0	12	Slave address bit 0
A1	13	Slave address bit 1
SCL	14	Serial clock
SDA	15	Serial data
+V <sub>DD</sub>	16	Power supply, 3.3 V (nominal)



#### 2 Submit Documentation Feedback

EXAS

**NSTRUMENTS** 

www.ti.com



www.ti.com

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup> <sup>(2)</sup>

over operating free-air temperature range (unless otherwise noted)

$V_{DD}$	Supply voltage		–0.3 V to 6 V
V <sub>IN</sub>	Digital input voltage		–0.3 V to (+V <sub>DD</sub> + 0.3 V)
$\theta_{JA}$	Thermal impedance, junction to free air <sup>(3)</sup> (4)		108.4°C/W
T <sub>A</sub>	Operating free-air temperature	-40°C to 85°C	
TJ	Operating virtual-junction temperature		150°C
T <sub>stg</sub>	Storage temperature		–65°C to 150°C
т	Lood temperature during coldering	Vapor phase (60 seconds)	215°C
T <sub>lead</sub>	Lead temperature during soldering	Infrared (15 seconds)	220°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to the GND terminal.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

(4) Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can impact reliability.

# **ELECTROSTATIC DISCHARGE (ESD) RATINGS**

		TEST CONDITIONS	RATING
		Human-Body Model (HBM)	2000 V
ESD	Electrostatic discharge rating	Machine Model (MM)	200 V
		Charged-Device Model (CDM)	1000 V

### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
	Supply voltage	2.7-V nominal	2.7		3.6	V
+V <sub>DD</sub>	Supply voltage    5-V nominal      5-V nominal    Positive input      Analog input voltage    Negative input      Full-scale differential (Positive input – Negative input)      Voltage reference input voltage      High-level digital input voltage      Low-level digital input voltage	4.75	5	5.25	v	
		Positive input	-0.2	+V <sub>DD</sub>	, + 0.2	V
VIN	Analog input voltage	Negative input	-0.2		0.2	v
* IN	VIN  Analog input voltage  Negative input  -0    Full-scale differential (Positive input – Negative input)  0	0		$V_{REF}$	V	
V <sub>IN(RE</sub> F)	Voltage reference input voltage		0.05		$+V_{DD}$	V
VIH	High-level digital input voltage		$0.7 \times +V_{DD}$	+V <sub>DD</sub>	, + 0.5	V
VIL	Low-level digital input voltage		-0.3	0.3 ×	+V <sub>DD</sub>	V
T <sub>A</sub>	Operating free-air temperature		-40		85	°C



www.ti.com

# **ELECTRICAL CHARACTERISTICS**

 $+V_{DD} = 2.7 \text{ V}, V_{REF} = 2.5 \text{ V}, \text{ SCL clock frequency} = 3.4 \text{ MHz}$  (high-speed mode), over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	A	DS7828E		AD	0S7828E	В	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Analog	g Input								
I <sub>leak</sub>	Leakage current			±1			±1		μA
Ci	Input capacitance			25			25		pF
Overal	I Performance								
	No missing codes		12			12			bits
	Integral linearity error			±1	±2		±0.5	±1	LSB <sup>(1</sup>
	Differential linearity error			±1			±0.5	-1/+2	LSB
	Offset error			±1	±3		±0.75	±2	LSB
	Offset error match			±0.2	±1		±0.2	±1	LSB
	Gain error			±1	±4		±0.75	±3	LSB
	Gain error match			±0.2	±1		±0.2	±1	LSB
Vn	Noise	RMS		33			33		μV
PSRR	Power-supply ripple rejection			82			82		dB
Sampl	ing Dynamics	1							
		High-speed mode: SCL = 3.4 MHz			50			50	
	Throughput frequency	Fast mode: SCL = 400 kHz			8			8	kHz
		Standard mode: SCL = 100 kHz			2			2	
	Conversion time			6			6		μs
AC Ac	curacy	1							
THD	Total harmonic distortion <sup>(2)</sup>	V <sub>IN</sub> = 2.5 V <sub>PP</sub> at 10 kHz		-82			-82		dB
	Signal-to- ratio	V <sub>IN</sub> = 2.5 V <sub>PP</sub> at 10 kHz		72			72		dB
	Signal-to-(noise+distortion) ratio	$V_{IN}$ = 2.5 $V_{PP}$ at 10 kHz		71			71		dB
	Spurious-free dynamic range	V <sub>IN</sub> = 2.5 V <sub>PP</sub> at 10 kHz		86			86		dB
	Channel-to-channel isolation			120			120		dB
Voltag	e Reference Output	-			1				
Vo	Output voltage		2.475	2.5	2.525	2.475	2.5	2.525	V
	Internal reference drift			15			15		ppm/° C
	<b>0</b>	Internal reference on		110			110		Ω
zo	Output impedance	Internal reference off		1			1		GΩ
l <sub>Q</sub>	Quiescent current			850			850		μA
	e Reference Input	1							
r <sub>i</sub>	Input resistance			1			1		GΩ
	Current drain			20			20		μA
Digital	Input/Output	1	I						
V <sub>OL</sub>	Low-level output voltage	Minimum 3-mA sink current			0.4			0.4	V
IIH	High-level input current	V <sub>IH</sub> = +V <sub>DD</sub> + 0.5 V			10			10	μA
l <sub>IL</sub>	Low-level input current	$V_{\rm IL} = -0.3 \text{ V}$	-10			-10			μA

(1) LSB means least significant bit; with V<sub>REF</sub> equal to 2.5 V, one LSB is 610  $\mu$ V. (2) THD is measured to the ninth harmonic.



www.ti.com

# **ELECTRICAL CHARACTERISTICS (continued)**

 $+V_{DD} = 2.7 \text{ V}, V_{REF} = 2.5 \text{ V}, \text{ SCL clock frequency} = 3.4 \text{ MHz}$  (high-speed mode), over operating free-air temperature range (unless otherwise noted)

	DADAMETED		AI	DS7828E		AD	S7828E	В		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX		
Powe	er Supply									
		High-speed mode: SCL = 3.4 MHz		225	320		225	320		
l <sub>Q</sub>	Quiescent current	Fast mode: SCL = 400 kHz		100			100		μA	
		Standard mode: SCL = 100 kHz		60			60			
		High-speed mode: SCL = 3.4 MHz		675	1000		675	1000		
$P_D$	Power dissipation	Fast mode: SCL = 400 kHz		300			300		μW	
		Standard mode: SCL = 100 kHz		180			180			
		High-speed mode: SCL = 3.4 MHz		70			70			
	Power-down current with wrong address selected	Fast mode: SCL = 400 kHz		25			25		μA	
		Standard mode: SCL = 100 kHz		6			6			
I <sub>PD</sub>	Full power-down current	SCL pulled high, SDA pulled high		400	3000		400	3000	nA	



www.ti.com

# **ELECTRICAL CHARACTERISTICS**

 $+V_{DD} = 5 \text{ V}, V_{REF} = \text{External 5 V}, \text{SCL clock frequency} = 3.4 \text{ MHz}$  (high-speed mode), over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	A	DS7828E		AD	DS7828E	В	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Analog	g Input								
I <sub>leak</sub>	Leakage current			±1			±1		μA
Ci	Input capacitance			25			25		pF
Overal	I Performance								
	No missing codes		12			12			bits
	Integral linearity error			±1	±2		±0.5	±1	LSB <sup>(1)</sup>
	Differential linearity error			±1			±0.5	-1/+2	LSB
	Offset error			±1	±3		±0.75	±2	LSB
	Offset error match				±1.5			±1	LSB
	Gain error			±1	±3		±0.75	±2	LSB
	Gain error match				±1			±1	LSB
Vn	Noise	RMS		33			33		μV
PSRR	Power-supply ripple rejection			82			82		dB
Sampl	ing Dynamics				1				
		High-speed mode: SCL = 3.4 MHz			50			50	
	Throughput frequency	Fast mode: SCL = 400 kHz			8			8	kHz
		Standard mode: SCL = 100 kHz			2			2	
	Conversion time			6			6		μs
AC Ac	curacy		1		1				
THD	Total harmonic distortion <sup>(2)</sup>	V <sub>IN</sub> = 2.5 V <sub>PP</sub> at 10 kHz		-82			-82		dB
	Signal-to- ratio	V <sub>IN</sub> = 2.5 V <sub>PP</sub> at 10 kHz		72			72		dB
	Signal-to-(noise+distortion) ratio	$V_{IN}$ = 2.5 $V_{PP}$ at 10 kHz		71			71		dB
	Spurious-free dynamic range	V <sub>IN</sub> = 2.5 V <sub>PP</sub> at 10 kHz		86			86		dB
	Channel-to-channel isolation			120			120		dB
Voltag	e Reference Output	1							
Vo	Output voltage		2.475	2.5	2.525	2.475	2.5	2.525	V
	Internal reference drift			15			15		ppm/° C
_	Output in a day of	Internal reference on		110			110		Ω
zo	Output impedance	Internal reference off		1			1		GΩ
lq	Quiescent current			1300			1300		μA
Voltag	e Reference Input								
r <sub>i</sub>	Input resistance			1			1		GΩ
	Current drain			20			20		μA
Digital	Input/Output		•						u
V <sub>OL</sub>	Low-level output voltage	Minimum 3-mA sink current			0.4			0.4	V
I <sub>IH</sub>	High-level input current	$V_{IH} = +V_{DD} + 0.5 V$			10			10	μA
IIL	Low-level input current	$V_{IL} = -0.3 V$	-10			-10			μA

(1) LSB means least significant bit; with  $V_{\rm REF}$  equal to 5 V, one LSB is 1.22 mV. (2) THD is measured to the ninth harmonic.



SBAS456A – DECEMBER 2008 – REVISED OCTOBER 2009

www.ti.com

## **ELECTRICAL CHARACTERISTICS (continued)**

 $+V_{DD} = 5 \text{ V}, V_{REF} = \text{External 5 V}, \text{SCL clock frequency} = 3.4 \text{ MHz}$  (high-speed mode), over operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEAT CONDITIONS	A	DS7828E		ADS7828EB			LINUT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Powe	er Supply								
		High-speed mode: SCL = 3.4 MHz		750	1000		750	1000	
l <sub>Q</sub>	Quiescent current	Fast mode: SCL = 400 kHz		300			300		μA
		Standard mode: SCL = 100 kHz		150			150		
		High-speed mode: SCL = 3.4 MHz		3.75	5		3.75	5	
$P_D$	Power dissipation	Fast mode: SCL = 400 kHz		1.5			1.5		μW
		Standard mode: SCL = 100 kHz		0.75			0.75		
		High-speed mode: SCL = 3.4 MHz		400			400		
	Power-down current with wrong address selected	Fast mode: SCL = 400 kHz		150			150		μA
	wrong address sciebled	Standard mode: SCL = 100 kHz		35			35		
I <sub>PD</sub>	Full power-down current	SCL pulled high, SDA pulled high		400	3000		400	3000	nA

EXAS **NSTRUMENTS** 

www.ti.com

### SWITCHING CHARACTERISTICS<sup>(1)</sup> <sup>(2)</sup>

#### $+V_{DD} = 2.7$ V, over operating free-air temperature range (unless otherwise noted) (see Figure 1)

	PARAMETER	TEST CON	NDITIONS	MIN	MAX	UNIT	
		Standard mode			100	kHz	
4	SCL clock frequency	Fast mode			400	KITZ	
f <sub>SCL</sub>	SCL clock frequency	High apood mode	$C_b = 100 \text{ pF max}$		3.4		
		High-speed mode	$C_b = 400 \text{ pF max}$		1.7	MHz	
	Bus free time between Stop and Start	Standard mode		4.7			
t <sub>BUF</sub>	conditions	Fast mode		1.3		μs	
		Standard mode		4		μs	
t <sub>HD: STA</sub>	Hold time (repeated) Start condition	Fast mode		600			
		High-speed mode		160		ns	
		Standard mode		4.7			
		Fast mode		1.3		μs	
t <sub>low</sub>	Low period of the SCL clock		$C_b = 100 \text{ pF max}$	160			
		High-speed mode <sup>(3)</sup>	$C_b = 400 \text{ pF max}$	320		ns	
		Standard mode	- <b>H</b>	4		μs	
		Fast mode		600			
t <sub>high</sub>	High period of the SCL clock		$C_b = 100 \text{ pF max}$	60		ns	
		High-speed mode <sup>(3)</sup>	$C_{b} = 400 \text{ pF max}$	120			
		Standard mode		4.7		μs	
t <sub>SU; STA</sub>	Setup time for a repeated Start condition	Fast mode		600			
,		High-speed mode		160		ns	
		Standard mode		250			
t <sub>su; dat</sub> I	Data setup time	Fast mode		100		ns	
	•	High-speed mode		10			
		Standard mode		0	3.45		
		Fast mode	mode			μs	
t <sub>HD;</sub> dat	Data hold time	(2) (4)	$C_{b} = 100 \text{ pF max}$	0	0.9 82		
		High-speed mode <sup>(3) (4)</sup>	$C_{b} = 400 \text{ pF max}$	0	162	ns	
		Standard mode	5 1		1000		
		Fast mode		20 + 0.1C <sub>b</sub>	300		
t <sub>rCL</sub>	Rise time of SCL signal		$C_{b} = 100 \text{ pF max}$	10	40	ns	
		High-speed mode <sup>(3)</sup>	$C_{\rm b} = 400 \text{ pF max}$	20	80		
		Standard mode	<u> </u>		1000		
	Rise time of SCL signal after a repeated Start	Fast mode		20 + 0.1C <sub>b</sub>	300		
t <sub>rCL1</sub>	condition and after an acknowledge bit		$C_{b} = 100 \text{ pF max}$	10	80	ns	
		High-speed mode <sup>(3)</sup>	$C_{\rm b} = 400 \text{ pF max}$	20	160		
		Standard mode	5 1		300		
		Fast mode		20 + 0.1C <sub>b</sub>	300		
t <sub>fCL</sub>	Fall time of SCL signal		$C_b = 100 \text{ pF max}$	10	40	ns	
		High-speed mode <sup>(3)</sup>	$C_b = 400 \text{ pF max}$	20	80		
		Standard mode	20	1000			
		Fast mode		20 + 0.1C <sub>b</sub>	300		
t <sub>rDA</sub>	Rise time of SDA signal		$C_b = 100 \text{ pF max}$	10	80	ns	
	ł	High-speed mode <sup>(3)</sup>	$C_b = 100 \text{ pF max}$ $C_b = 400 \text{ pF max}$	10	00	İ	

All values referred to V<sub>IH(MIN)</sub> and V<sub>IL(MAX)</sub> levels.
 Not production tested, except for the parameter t<sub>HD; DAT</sub>, data hold time, high-speed mode, C<sub>b</sub> = 100 pF max.
 For bus line loads (C<sub>B</sub>) between 100 pF and 400 pF, the timing parameters must be linearly interpolated.
 A device must internally provide a data hold time to bridge the undefined part between V<sub>IH</sub> and V<sub>IL</sub> of the falling edge of the SCLH signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.



www.ti.com

#### SBAS456A - DECEMBER 2008 - REVISED OCTOBER 2009

# SWITCHING CHARACTERISTICS <sup>(1)</sup> (continued)

 $+V_{DD} = 2.7$  V, over operating free-air temperature range (unless otherwise noted) (see Figure 1)

	PARAMETER	TEST CC	NDITIONS	MIN	MAX	UNIT
		Standard mode		300		
		Fast mode		20 + 0.1C <sub>b</sub>	300	
t <sub>fDA</sub>	Fall time of SDA signal	Llink an end mede (3)	$C_b = 100 \text{ pF max}$	10 80		ns
		High-speed mode <sup>(3)</sup>	$C_b = 400 \text{ pF max}$	20	160	l
		Standard mode		4		μs
t <sub>SU; STO</sub>	Setup time for Stop condition	Fast mode	600		ns	
		High-speed mode	160			
Cb	Capacitive load for SDA or SCL				400	pF
	Dulas width of spiles suppressed	Fast mode			50	
t <sub>SP</sub>	Pulse width of spike suppressed	High-speed mode		10	ns	
V <sub>nH</sub>	Noise margin at the high level for each connected device (including hysteresis)			$0.2 \times V_{DD}$		V
V <sub>nL</sub>	Noise margin at the low level for each connected device (including hysteresis)			0.1 × V <sub>DD</sub>		V





Figure 1. I<sup>2</sup>C Timing

# ADS7828-Q1

SBAS456A-DECEMBER 2008-REVISED OCTOBER 2009




ÈXAS

**INSTRUMENTS** 

www.ti.com









www.ti.com

### **DEVICE INFORMATION**

The ADS7828 is a classic Successive Approximation Register (SAR) A/D converter. The architecture is based on capacitive redistribution which inherently includes a sample-and-hold function. The converter is fabricated on a 0.6µ CMOS process.

The ADS7828 core is controlled by an internally generated free-running clock. When the ADS7828 is not performing conversions or being addressed, it keeps the A/D converter core powered off, and the internal clock does not operate.

The simplified diagram of input and output for the ADS7828 is shown in Figure 2.




Figure 2. Simplified I/O Diagram

### Analog Input

When the converter enters the hold mode, the voltage on the selected CHx pin is captured on the internal capacitor array. The input current on the analog inputs depends on the conversion rate of the device. During the sample period, the source must charge the internal sampling capacitor (typically 25 pF). After the capacitor has been fully charged, there is no further input current. The amount of charge transfer from the analog source to the converter is a function of conversion rate.

#### Reference

The ADS7828 can operate with an internal 2.5-V reference or an external reference. If a 5-V supply is used, an external 5-V reference is required in order to provide full dynamic range for a 0 V to  $+V_{DD}$  analog input. This external reference can be as low as 50 mV. When using a 2.7-V supply, the internal 2.5-V reference will provide full dynamic range for a 0 V to  $+V_{DD}$  analog input.

As the reference voltage is reduced, the analog voltage weight of each digital output code is reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 4096. This means that any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced.

The noise inherent in the converter will also appear to increase with lower LSB size. With a 2.5-V reference, the internal noise of the converter typically contributes only 0.32 LSB peak-to-peak of potential error to the output code. When the external reference is 50 mV, the potential error contribution from the internal noise is 50 times larger—16 LSBs. The errors due to the internal noise are Gaussian in nature and can be reduced by averaging consecutive conversion results.



# www.ti.com

#### **Digital Interface**

The ADS7828 supports the I<sup>2</sup>C serial bus and data transmission protocol, in all three defined modes: standard, fast, and high-speed. A device that sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the Start and Stop conditions. The ADS7828 operates as a slave on the I<sup>2</sup>C bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL.

The following bus protocol has been defined (see Figure 3):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as control signals.




Figure 3. Basic Operation

Accordingly, the following bus conditions have been defined:

Bus Not Busy

Both data and clock lines remain high.

• Start Data Transfer

A change in the state of the data line, from high to low, while the clock is high, defines a Start condition.

Stop Data Transfer

A change in the state of the data line, from low to high, while the clock line is high, defines the Stop condition.

Data Valid

The state of the data line represents valid data, when, after a Start condition, the data line is stable for the duration of the high period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of data bytes transferred between Start and Stop conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth-bit.

Within the I<sup>2</sup>C bus specifications a standard mode (100-kHz clock rate), a fast mode (400-kHz clock rate), and a highspeed mode (3.4-MHz clock rate) are defined. The ADS7828 works in all three modes.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line high to enable the master to generate the Stop condition.

Copyright © 2008–2009, Texas Instruments Incorporated



www.ti.com

Figure 3 shows how data transfer is accomplished on the  $I^2C$  bus. Depending upon the state of the R/W bit, two types of data transfer are possible:

- Data transfer from a master transmitter to a slave receiver.
  The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after the slave address and each received byte.
- Data transfer from a slave transmitter to a master receiver.

The first byte, the slave address, is transmitted by the master. The slave then returns an acknowledge bit. Next, a number of data bytes are transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not-acknowledge is returned.

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or a repeated Start condition. Since a repeated Start condition is also the beginning of the next serial transfer, the bus will not be released.

The ADS7828 may operate in the following two modes:

• Slave Receiver Mode

Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. Start and Stop conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.

• Slave Transmitter Mode

The first byte (the slave address) is received and handled as in the slave receiver mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the ADS7828 while the serial clock is input on SCL. Start and Stop conditions are recognized as the beginning and end of a serial transfer.

### Address Byte

The address byte is the first byte received following the Start condition from the master device (see Figure 4). The first five bits (MSBs) of the slave address are factory pre-set to 10010. The next two bits of the address byte are the device select bits, A1 and A0. Input pins (A1-A0) on the ADS7828 determine these two bits of the device address for a particular ADS7828. A maximum of four devices with the same pre-set code can therefore be connected on the same bus at one time.

MSB	6	5	4	3	2	1	LSB
1	0	0	1	0	A1	A0	R/W

Figure 4. Address Byte

The A1/A0 address inputs can be connected to  $V_{DD}$  or digital ground. The device address is set by the state of these pins upon power-up.

The last bit of the address byte (R/W) defines the operation to be performed. When set to a 1, a read operation is selected; when set to a 0, a write operation is selected. Following the Start condition, the ADS7828 monitors the SDA bus, checking the device type identifier being transmitted. Upon receiving the 10010 code, the appropriate device select bits, and the R/W bit, the slave device outputs an acknowledge signal on the SDA line.



### www.ti.com

#### **Command Byte**

The operating mode is determined by a command byte (see Figure 5).

MSB	6	5	4	3	2	1	LSB
SD	C2	C1	C0	PD1	PD0	Х	X

#### Figure 5. Command Byte

SD: Single-ended or differential inputs

0 = Differential inputs

1 = Single-ended inputs

C2 to C0: Channel selections (see Table 1)

PD1, PD0: Power-down selection (see Table 2)

X: Unused

#### Table 1. Channel Selection Control Addressed by Command Byte

CC	OMMAND E	BYTE INPU	ITS	CHANNEL SELECTIONS										
SD	C2	C1	C0	CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7	COM		
0	0	0	0	+IN	–IN	_	—	—	—	—	—	—		
0	0	0	1	—	—	+IN	–IN	—	—	—	—	—		
0	0	1	0	—	—	_	—	+IN	–IN	—	—	—		
0	0	1	1	—	—		—	—	—	+IN	–IN	—		
0	1	0	0	–IN	+IN		—	—	—	—	—	—		
0	1	0	1	—	—	–IN	+IN	—	—	—	—	—		
0	1	1	0	—	—		—	–IN	+IN	—	—	—		
0	1	1	1	—	—	_	—	—	—	–IN	+IN	—		
1	0	0	0	+IN	—	_	—	—	—	—	—	–IN		
1	0	0	1	—	—	+IN	—	—	—	—	—	–IN		
1	0	1	0	—	—		—	+IN	—	—	—	–IN		
1	0	1	1	—	—		—	—	—	+IN	—	–IN		
1	1	0	0	—	+IN	—	—	—	—	—	—	–IN		
1	1	0	1	_	—	_	+IN	_	—	—	—	–IN		
1	1	1	0	_	—	_	—	_	+IN	—	—	–IN		
1	1	1	1	—	_	—	_	_	_	_	+IN	–IN		

#### **Table 2. Power-Down Selection**

PD1	PD0	DESCRIPTION
0	0	Power down between A/D converter conversions
0	1	Internal reference off and A/D converter on
1	0	Internal reference on and A/D converter off
1	1	Internal reference on and A/D converter on

#### Initiating Conversion

Provided the master has write-addressed it, the ADS7828 turns on the A/D converter section and begins conversions when it receives bit 4 of the command byte shown in Figure 5. If the command byte is correct, the ADS7828 returns an ACK condition.

Copyright © 2008–2009, Texas Instruments Incorporated



#### **Reading Data**

Data can be read from the ADS7828 by read addressing the part (LSB of address byte set to 1) and receiving the transmitted bytes. Converted data can be read from the ADS7828 only after a conversion has been initiated as described in the preceding section.


Each 12-bit data word is returned in two bytes (see Figure 6), where D11 is the MSB of the data word, and D0 is the LSB. Byte 0 is sent first, followed by byte 1.

	MSB	6	5	4	3	2	1	LSB
Byte 0	0	0	0	0	D11	D10	D9	D8
Byte 1	D7	D6	D5	D4	D3	D2	D1	D0

Figure 6. Reading Data

### Reading in Fast or Standard (F/S) Mode

Figure 7 shows the interaction between the master and the slave ADS7828 in fast or standard (F/S) mode. At the end of reading conversion data, the ADS7828 can be issued a repeated Start condition by the master to secure bus operation for subsequent conversions of the A/D converter. This would be the most efficient way to perform continuous conversions.



NOTE: (1) To secure bus operation and loop back to the stage of write-addressing for next conversion, use Repeated Start.

Figure 7. Typical Read Sequence in F/S Mode



www.ti.com

#### Reading in High-Speed (HS) Mode

High Speed (HS) mode is fast enough that codes can be read out one at a time. In HS mode, there is not enough time for a single conversion to complete between the reception of a repeated Start condition and the read-addressing byte, so the ADS7828 stretches the clock after the read-addressing byte has been fully received, holding it low until the conversion is complete.

See Figure 8 for a typical read sequence for HS mode. Included in the read sequence is the shift from F/S to HS modes. It may be desirable to remain in HS mode after reading a conversion; to do this, issue a repeated Start instead of a Stop at the end of the read sequence, since a Stop causes the part to return to F/S mode.

	– – – – – – F/S Mode – – – – – – – – – – – – – – – – – – –																				
S	0	0	0	0	1	х	х	х	N	]											
	HS Mode Master Code ———																				
	HS Mode Enabled																				
Sr	1	0	0	1	0	A1	A0	w	Α	SD	C2	C1 C	0 PD	1 PD0	х	x	A	]			
	Write-Addressing Byte Command Byte																				
	ADC Converting Mode																				
Sr	1	0	0	1	0	A1	A0	R	Α			SC	LH <sup>(2)</sup> is	streto	hed	low \	vaiti	ng for data	conve	rsion	
		—Rea	ad-Ac	Idres	sing	J Byt	e —														
					- H	IS Mo	ode E	nabl	ed _					-	—Re	eturn	to F	/S Mode <sup>(1)</sup>			
-			(dep	/ endir			ver-Do wer-d				bits)			-							
0	0	0	0	D11 [	D10	D9	D8	Α	D7	D6.		D0	N F								
	2 x (8 Bits + ack/not-ack)																				
	From Master to Slave $A = Acknowledge (SDA low)$ $\overline{W} = 0 (write)$ N = Not acknowledge (SDA high) $R = 1 (read)S = StartCondition$																				
	From Slave to Master P = Stop Condition Sr = Repeated Start condition																				

NOTES: (1) To remain in HS mode, use Repeated Start instead of Stop. (2) SCLH is SCL in HS mode.

#### Figure 8. Typical Read Sequence in HS Mode



### **Reading With Reference On/Off**

The internal reference defaults to off when the ADS7828 power is on. To turn the internal reference on or off, see Table 2. If the reference (internal or external) is constantly turned on and off, a proper amount of settling time must be added before a normal conversion cycle can be started. The exact amount of settling time needed varies depending on the configuration.

See Figure 9 for an example of the proper internal reference turn-on sequence before issuing the typical read sequences required for the F/S mode when an internal reference is used.

	-						Inter	nal R	efere	ence	Turn-	Internal Reference Turn-On Sequence												erenc n - ime	>e ─►
	s	1	0	0	1	0	A1	A0	W	Α	X	Х	Х	x	1	x	Х	x	Α	Р		unti	I the	requi	ired ched
	Write-Addressing Byte Command Byte																								
												quer													
	in F/S Mo ADC Power-Down Mode ADC Sampling Mode											noue													
	s	1	0	0	1	0	A1	A0	W	Α	SD	C2	C1	C0	1	PD0	х	х	Α	]					
	Write-Addressing Byte Command Byte																								
								S	ettle	d Inte	ernal	Refe	renc	e —								-			
	- ►	-		-ADC	Cor	verti	ng M	ode -			-		(d	leper		DC Pc on p					on bits	)			
1	Sr	1	0	0	1	0	A1	A0	R	Α	0	0	0	0	D11	D10	D9	D8	Α	D7	D6	.D1	D0	Ν	Р
											See ote (2)														
	From Master to SlaveA = Acknowledge (SDA low) $\overline{W}$ = 0 (write)N = Not acknowledge (SDA high)R = 1 (read)S = Start condition																								
	From Slave to Master P = Stop condition Sr = Repeated Start condition																								

NOTES: (1) Typical read sequences can be reused after the internal reference is settled. (2) To secure bus operation and loop back to the stage of write-addressing for next conversion, use Repeated Start.

#### Figure 9. Internal Reference Turn-On Sequence and Typical Read Sequence (F/S Mode Shown)

When using an internal reference, there are three things that must be done:

- 1. To use the internal reference, the PD1 bit of Command Byte must always be set to logic 1 for each sample conversion that is issued by the sequence, as shown in Figure 7.
- 2. To achieve 12-bit accuracy conversion when using the internal reference, the internal reference settling time must be considered, as shown in the Internal VREF vs Turn-On Time Typical Characteristic plot. If the PD1 bit has been set to logic 0 while using the ADS7828, then the settling time must be reconsidered after PD1 is set to logic 1. In other words, whenever the internal reference is turned on after it has been turned off, the settling time must be long enough to get 12-bit accuracy conversion.
- 3. When the internal reference is off, it is not turned on until both the first Command Byte with PD1 = 1 is sent and then a Stop condition or repeated Start condition is issued. (The actual turn-on time occurs once the Stop or repeated Start condition is issued.) Any Command Byte with PD1 = 1 issued after the internal reference is turned on serves only to keep the internal reference on. Otherwise, the internal reference would be turned off by any Command Byte with PD1 = 0.



#### www.ti.com

The example in Figure 9 can be generalized for an HS mode conversion cycle by changing the timing of the conversion cycle. If using an external reference, PD1 must be set to 0, and the external reference must be settled. The typical sequence in Figure 7 or Figure 8 can then be used.

### PCB Layout

For optimum performance, care should be taken with the physical layout of the ADS7828 circuitry. The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to latching the output of the analog comparator. Therefore, during any single conversion for an "n-bit" SAR converter, there are n "windows" in which large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high-power devices.

With this in mind, power to the ADS7828 should be clean and well-bypassed. A  $0.1-\mu$ F ceramic bypass capacitor should be placed as close to the device as possible. A  $1-\mu$ F to  $10-\mu$ F capacitor may also be needed if the impedance of the connection between +V<sub>DD</sub> and the power supply is high.

The ADS7828 architecture offers no inherent rejection of noise or voltage variation in regards to using an external reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high-frequency noise can be filtered out, voltage variation due to line frequency (50 Hz or 60 Hz) can be difficult to remove.

The GND pin should be connected to a clean ground point. In many cases, this will be the "analog" ground. Avoid connections that are too near the grounding point of a microcontroller or digital signal processor. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7828EIPWRQ1	TSSOP	PW	16	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Mar-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7828EIPWRQ1	TSSOP	PW	16	2500	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated