ADS5295

# 12-Bit, 100-MSPS, 8-Channel Analog-to-Digital Converter 

## FEATURES

- Maximum Sample Rate: 100 MSPS
- Designed for Low Power:
- 80 mW per channel at 100 MSPS
- SNR: 70.6 dBFS
- SFDR: 85 dBc at $10 \mathrm{MHz}, 100 \mathrm{MSPS}$
- Serial LVDS ADC Data Outputs:
- One- or Two-Wire Serialized LVDS Outputs per Channel
- One-Wire Interface: Up to 80 MSPS Sample Rate
- Two-Wire Interface: Up to 100 MSPS Sample Rate
- Digital Processing Block:
- Programmable FIR Decimation Filter and Oversampling to Minimize Harmonic Interference
- Programmable IIR High-Pass Filter to Minimize DC Offset
- Programmable Digital Gain: 0 dB to 12 dB
- Low-Frequency Noise Suppression Mode
- Programmable Mapping Between ADC Input Channels and LVDS Output Pins
- Channel Averaging Mode
- Variety of LVDS Test Patterns to Verify Data Capture by FPGA or Receiver
- Package: $12-\mathrm{mm} \times 12-\mathrm{mm}$ QFP-80


## APPLICATIONS

- Ultrasound Imaging
- Communication Applications
- Multichannel Data Acquisition


## DESCRIPTION

The ADS5295 is a low-power, 12-bit, 100-MSPS, 8 channel analog-to-digital converter (ADC). Low power consumption and integration of multiple channels in a compact package make the device attractive for very high channel count data acquisition systems.
Serial low-voltage differential signaling (LVDS) outputs reduce the number of interface lines and enable high system integration. The ADC digital data can be output over one or two wires of LVDS pins per channel. At high sample rates, the two-wire interface helps keep the serial data rate low, allowing low-cost field-programmable gate array (FPGA)-based receivers to be used.
The device integrates an internal reference trimmed to accurately match across devices. Best performance is expected to be achieved through the internal reference mode. However, the device can be driven with external references as well.

Several digital functions that are commonly used in systems are included in the device. These functions include a low-frequency suppression mode, digital filtering options, and programmable mapping.
For low input frequency applications, the lowfrequency noise suppression mode enables noise suppression at low frequencies and improves signal-to-noise ratio (SNR) in the $1-\mathrm{MHz}$ band near dc by approximately 3 dB . Digital filtering options include low-pass, high-pass, and band-pass digital filters, as well as dc offset removal filters. The device also provides programmable mapping of the LVDS output pins and analog input channels. For applications where the 12-bit ADC SNR is not required, the ADS5295 can be configured as an 8-channel, 10-bit ADC with 10x LVDS serialization to reduce the output data rate.

The device is available in a $12-\mathrm{mm} \times 12$-mm QFP- 80 package. The ADS5295 is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating temperature range.

[^0]This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION ${ }^{(1)}$

| PRODUCT | PACKAGE-LEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE <br> RANGE | PACKAGE MARKING | ORDERING NUMBER |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5 295 | TQFP-80 | PFP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ADS5295 | ADS5295IPFP |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

Over operating free-air temperature range, unless otherwise noted.

| PARAMETER |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| Supply voltage range | AVDD | -0.3 to 2.2 | V |
|  | LVDD | -0.3 to 2.2 | V |
| Voltage between | AGND and LGND | -0.3 to 0.3 | V |
|  | AVDD to LVDD (when AVDD leads LVDD) | 0 to 2.2 | V |
|  | LVDD to AVDD (when LVDD leads AVDD) | 0 to 2.2 | V |
| Voltage applied to | INP, INN | -0.3 to min (2.2, AVDD + 0.3) | V |
|  | RESET, SCLK, SDATA, CS, PD, SYNC, CLKP, CLKN ${ }^{\left({ }^{2}\right)}$ | -0.3 to min (2.2, AVDD + 0.3) | V |
|  | Digital outputs | -0.3 to min (2.2, LVDD + 0.3) | V |
| Temperature range | Operating free-air, $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  | Operating junction, $\mathrm{T}_{J}$ | +105 | ${ }^{\circ} \mathrm{C}$ |
|  | Storage, $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic discharge (ESD) rating | Human body model (HBM) | 2000 | V |

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
(2) When AVDD is turned off, TI recommends switching off the input clock (or ensuring the voltage on CLKP and CLKN is less than |0.3 V|. This setting prevents the ESD protection diodes at the clock input pins from turning on.

## THERMAL INFORMATION

| THERMAL METRIC ${ }^{(1)}$ |  | ADS5295 | UNITS |
| :---: | :---: | :---: | :---: |
|  |  | PFP (TQFP) |  |
|  |  | 80 PINS |  |
| $\theta_{\text {JA }}$ | Junction-to-ambient thermal resistance | 30.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JCtop }}$ | Junction-to-case (top) thermal resistance | 6.3 |  |
| $\theta_{\text {JB }}$ | Junction-to-board thermal resistance | 8.3 |  |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter | 0.2 |  |
| $\Psi_{\mathrm{JB}}$ | Junction-to-board characterization parameter | 8.2 |  |
| $\theta_{\text {JCbot }}$ | Junction-to-case (bottom) thermal resistance | 0.3 |  |

[^1]Texas INSTRUMENTS

## RECOMMENDED OPERATING CONDITIONS

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLIES |  |  |  |  |  |  |
| AVDD | Analog supply voltage |  | 1.7 | 1.8 | 1.9 | V |
| LVDD | Digital supply voltage |  | 1.7 | 1.8 | 1.9 | V |
| ANALOG INPUTS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {ID }}$ | Differential input voltage range |  |  | 2 |  | $V_{\text {PP }}$ |
| Input common-mode voltage |  |  |  | $\pm 0.05$ |  | V |
| REFT | External reference mode |  |  | 1.45 |  | V |
| REFB | External reference mode |  |  | 0.45 |  | V |
| VCM | Common-mode voltage output |  |  | 0.95 |  | V |
| CLOCK INPUTS (ADCLK Input Sample Rate) |  |  |  |  |  |  |
| ADCLK input sample rate (1/tc) |  | One-wire LVDS interface | 10 |  | 80 | MSPS |
|  |  | Two-wire LVDS interface | 10 |  | 100 | MSPS |
| Input clock amplitude differential (VCLKP - VCLKN) |  | Sine-wave, ac-coupled |  | 1.5 |  | $V_{\text {PP }}$ |
|  |  | LVPECL, ac-coupled |  | 1.6 |  | $V_{P P}$ |
|  |  | LVDS, ac-coupled |  | 0.7 |  | $V_{\text {PP }}$ |
| Input clock CMOS single-ended (VCLKP) |  | VIL |  | < 0.3 |  | V |
|  |  | $\mathrm{V}_{\mathrm{IH}}$ |  | > 1.5 |  | V |
| Input clock duty cycle |  |  | 35 | 50 | 65 | \% |
| DIGITAL OUTPUTS |  |  |  |  |  |  |
| ADCLKP and ADCLKN outputs (LVDS), one-wire |  |  | (sam | $1 x$ rate in MSPS) |  | MHz |
| ADCLKP and ADCLKN outputs (LVDS), two-wire |  |  | (sam | $\begin{array}{r} 0.5 x \\ \text { rate in } \\ \text { ASPS) } \end{array}$ |  | MHz |
| LCLKP and LCLKN outputs (LVDS), one-wire |  | $12 x$ serialization | (sam | $6 x$ rate in MSPS) |  | MHz |
|  |  | 10x serialization | (sam | $5 x$ rate in MSPS) |  | MHz |
| LCLKP and LCLKN outputs (LVDS), two-wire |  | $12 x$ serialization | (sam | $\begin{array}{r} 3 x \\ \text { rate in } \\ \text { ASPS) } \end{array}$ |  | MHz |
|  |  | 10x serialization | (sam | $\begin{array}{r} 2.5 x \\ \text { rate in } \\ \text { ASPS) } \end{array}$ |  | MHz |

## ELECTRICAL CHARACTERISTICS: General

Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.
Minimum and maximum values are across the full temperature range of $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}$, and LVDD $=1.8 \mathrm{~V}$.

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  |  |  |  |  |  |  |
| Resolution |  |  |  |  |  | 12 | Bits |
| ANALOG INPUTS |  |  |  |  |  |  |  |
| Differential input voltage range |  |  |  |  | 2.0 |  | $\mathrm{V}_{\mathrm{PP}}$ |
| Differential input resistance |  |  | At dc |  | 2 |  | $\mathrm{k} \Omega$ |
| Differential input capacitance |  |  | At dc |  | 3.7 |  | pF |
| Analog input bandwidth |  |  |  |  | 500 |  | MHz |
| Analog input common-mode current (per input pin) |  |  |  |  | 1 |  | $\mu \mathrm{A} / \mathrm{MSPS}$ |
| VCM | Common-mode output voltage |  |  |  | 0.95 |  | V |
|  | VCM output current capability |  |  |  | 5 |  | mA |
| DYNAMIC ACCURACY |  |  |  |  |  |  |  |
| $\mathrm{E}_{0}$ | Offset error |  |  | -20 |  | 20 | mV |
| $\mathrm{E}_{\text {GREF }}$ | Gain error | Resulting from internal reference inaccuracy alone |  | -1.5 |  | 1.5 | \%FS |
| $\mathrm{E}_{\text {GCHAN }}$ |  | Of channel itself |  |  | 0.5 |  | \%FS |
| $\mathrm{E}_{\text {GCHAN }}$ temperature coefficient |  |  |  |  | < 0.01 |  | $\Delta \% \mathrm{FS} /{ }^{\circ} \mathrm{C}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |
| IAVDD | Analog supply current |  | 100 MSPS |  | 206 | 225 | mA |
| ILVDD | Output buffer supply current |  | 100 MSPS, two-wire LVDS interface, 350-mV swing with $100-\Omega$ external termination |  | 150 | 163 | mA |
| AVDD | Analog power |  | 100 MSPS |  | 370.8 |  | mW |
| LVDD | Digital power |  | 100 MSPS, two-wire LVDS interface, 350-mV swing with $100-\Omega$ external termination |  | 270 |  | mW |
| Total power |  |  | 100 MSPS, two-wire LVDS interface, $350-\mathrm{mV}$ swing with $100-\Omega$ external termination |  | 640.8 |  | mW |
| Global power-down |  |  |  |  |  | 45 | mW |
| Standby power |  |  |  |  | 192 |  | mW |

## ELECTRICAL CHARACTERISTICS: Dynamic Performance

Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}$, maximum rated sampling frequency, $50 \%$ clock duty cycle, 100 MSPS, two-wire LVDS interface, and -1-dBFS differential analog input, unless otherwise noted.
Minimum and maximum values are across the full temperature range of $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}$, and $L V D D=1.8 \mathrm{~V}$.

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SNR | Signal-to-noise ratio | $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ | 67.5 | 70.6 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}$ |  | 70.4 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 69.7 |  | dBFS |
| SINAD | Signal-to-noise and distortion ratio | $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ | 66 | 70.4 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}$ |  | 70 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 68.9 |  | dBFS |
| SFDR | Spurious-free dynamic range | $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ | 72.5 | 86 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}$ |  | 79 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 76.3 |  | dBc |
| THD | Total harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ | 71 | 85 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}$ |  | 78.4 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 75.8 |  | dBc |
| HD2 | Second-harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ | 72.5 | 89.5 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}$ |  | 89.5 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 89.5 |  | dBc |
| HD3 | Third-harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ | 72.5 | 86 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}$ |  | 79 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 76.4 |  | dBc |
|  | Worst spur (other than second and third harmonics) | $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ | 75 | 95 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}$ |  | 93 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 82.3 |  | dBc |
| IMD | Two-tone intermodulation distortion | $\begin{aligned} & \mathrm{f}_{1}=8 \mathrm{MHz}, \mathrm{f}_{2}=10 \mathrm{MHz}, \\ & \text { each tone at }-7 \mathrm{dBFS} \end{aligned}$ |  | 86 |  | dBc |
|  | Crosstalk | $10-\mathrm{MHz}$ full-scale signal on aggressor channel; $5-\mathrm{MHz}$ input signal applied on victim channel |  | 86 |  | dB |
|  | Input overload recovery | Recovery to within $1 \%$ (of full-scale) for 6 -dB overload with sine-wave input |  | 1 |  | Clock cycle |
| PSRR | $A C$ power-supply rejection ratio | For $50-\mathrm{mV}$ PP signal on AVDD supply, up to 10 MHz , no signal applied to analog inputs |  | 60 |  | dB |
| ENOB | Effective number of bits | $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ |  | 11.4 |  | LSBs |
| DNL | Differential nonlinearity | $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ | -0.82 | $\pm 0.05$ | 0.82 | LSBs |
| INL | Integrated nonlinearity | $\mathrm{fin}^{\text {a }}=5 \mathrm{MHz}$ |  | 0.4 | 1.1 | LSBs |

## DIGITAL CHARACTERISTICS

The dc specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level ' 0 ' or ' 1 '. AVDD $=1.8 \mathrm{~V}$ and DRVDD $=1.8 \mathrm{~V}$.

| PARAMETER |  |  | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS (RESET, SCLK, SDATA, $\overline{\mathbf{C S}}$, SYNC, PDN) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | All pins support 1.8-V and 3.3-V CMOS logic levels | 1.3 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | All pins support 1.8-V and 3.3-V CMOS logic levels |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High-level input current | $\overline{\mathrm{CS}}$, SDATA, SCLK ${ }^{(1)}$ | $\mathrm{V}_{\text {HIGH }}=1.8 \mathrm{~V}$ | 6 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Low-level input current | $\overline{\mathrm{CS}}, \mathrm{SDATA}, \mathrm{SCLK}{ }^{(1)}$ | $\mathrm{V}_{\text {LOW }}=0 \mathrm{~V}$ | 0.1 |  | $\mu \mathrm{A}$ |
| DIGITAL OUTPUTS (CMOS INTERFACE: SDOUT) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | AVDD - 0.1 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage |  |  |  | 0.1 | V |
| DIGITAL OUTPUTS (LVDS INTERFACE: OUT1A_P, OUT1A_N to OUT8A_P, OUT8A_N and OUT1B_P, OUT1B_N to OUT8B_P, OUT8B_N) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {ODH }}$ | High-level output differential voltage ${ }^{(2)}$ |  |  | 300 | 485 | mV |
| $\mathrm{V}_{\text {ODL }}$ | Low-level output differential voltage ${ }^{(2)}$ |  |  | -485 | -300 | mV |
| $\mathrm{V}_{\text {OCM }}$ | Output common-mode voltage |  |  | 0.95 | 1.35 | V |

(1) $\overline{\mathrm{CS}}, \mathrm{SDATA}$, and SCLK have an internal $220-\mathrm{k} \Omega$ pull-down resistor.
(2) With an external $100-\Omega$ termination.

## TIMING REQUIREMENTS ${ }^{(1)}$

Typical values are at $+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}$, sampling frequency $=100 \mathrm{MSPS}$, sine-wave input clock, $\mathrm{C}_{\mathrm{LOAD}}=$ 5 pF , and $\mathrm{R}_{\text {LOAD }}=100 \Omega$, unless otherwise noted.
Minimum and maximum values are across the full temperature range of $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}$, and LVDD = 1.7 V to 1.9 V .

| PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{A}} \quad$ Aperture delay |  | 4 |  | ns |
| Aperture delay matching | Between any two channels of the same device | $\pm 200$ |  | ps |
| Variation of aperture delay | Between two devices at the same temperature and LVDD supply | $\pm 1$ |  | ns |
| $\mathrm{t}_{\mathrm{J}}$ Aperture jitter | Sample uncertainty | 320 |  | fs rms |
|  | Time to valid data after coming out of standby | 5 |  | $\mu \mathrm{s}$ |
| Wake-up time | Time to valid data after coming out of global powerdown mode | 100 |  | $\mu \mathrm{s}$ |
| latency ${ }^{(2)}$ | One-wire LVDS Output interface | 12 |  | Clock cycles |
| ) | Two-wire LVDS Output interface | 16 |  | Clock cycles |

TWO-WIRE, 12x SERIALIZATION

| $\mathrm{t}_{\text {SU }}$ | Data setup time | Data valid to zero-crossing of LCLKP | 0.52 |  |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{H}}$ | Data hold time | Zero-crossing of LCLKP to data becoming invalid | 0.62 |  |  | ns |
| $t_{\text {PDI }}$ | Clock propagation delay | Input clock rising edge crossover to output clock rising edge crossover | $\begin{array}{r} \mathrm{t}_{\text {PDI }}= \\ (11 / 12) \\ \times \mathrm{t}_{\mathrm{S}}+ \\ \mathrm{t}_{\mathrm{DELAY}} \end{array}$ |  |  | ns |
| $t_{\text {DELAY }}$ | Delay time |  | 8.5 | 11 | 13.5 | ns |
|  | LVDS bit clock duty cycle | Duty cycle of differential clock (LCLKP - LCLKN) | 50 |  |  | \% |

ACROSS ALL SERIALIZATION MODES

| $\mathrm{t}_{\text {FALL }}$ | Data fall time | Rise time measured from -100 mV to +100 mV, <br> $10 \mathrm{MSPS} \leq$ sampling frequency $\leq 100 \mathrm{MSPS}$ | 0.11 | ns |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {RISE }}$ | Data rise time | Rise time measured from -100 mV to +100 mV, <br> $10 \mathrm{MSPS} \leq$ sampling frequency $\leq 100 \mathrm{MSPS}$ | 0.11 | ns |
| $\mathrm{t}_{\text {CLKRISE }}$ | Output clock rise time | Rise time measured from -100 mV to +100 mV, <br> $10 \mathrm{MSPS} \leq$ sampling frequency $\leq 100 \mathrm{MSPS}$ | 0.11 | ns |
| $\mathrm{t}_{\text {CLKFALL }}$ | Output clock fall time | Rise time measured from -100 mV to +100 mV, <br> $10 \mathrm{MSPS} \leq$ sampling frequency $\leq 100 \mathrm{MSPS}$ | 0.11 | ns |

(1) Timing parameters are ensured by design and characterization, but are not tested in production.
(2) At higher frequencies, tpol is greater than one clock period and the overall latency = ADC latency +1 .

Table 1. Two-Wire, $12 x$ Serialization ${ }^{(1)(2)}$

| SAMPLING <br> FREQUENCY (MSPS) | SETUP TIME (ns) |  |  | HOLD TIME (ns) |  |  | $t_{\text {PDI }}=(11 / 12) \times t_{s}+t_{\text {DELAY }}$ <br> Where $t_{\text {DELAY }}$ is specified as below, ns |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |
| 10 | 7.80 |  |  | 8.00 |  |  | 8.5 | 11 | 13.5 |
| 30 | 2.40 |  |  | 2.50 |  |  | 8.5 | 11 | 13.5 |
| 50 | 1.10 |  |  | 1.60 |  |  | 8.5 | 11 | 13.5 |
| 65 | 0.83 |  |  | 1.25 |  |  | 8.5 | 11 | 13.5 |
| 80 | 0.60 |  |  | 1.00 |  |  | 8.5 | 11 | 13.5 |
| 100 | 0.52 |  |  | 0.62 |  |  | 8.5 | 11 | 13.5 |

(1) All the timing specifications are taken with default output clock and data delay settings ( 0 ps ).
(2) Refer to the Programmable LVDS Output Clock and Data Edges section in the Application Information for output clock and data delay options.

Table 2. One-Wire, 12x Serialization ${ }^{(1)(2)}$

| SAMPLING FREQUENCY (MSPS) | SETUP TIME (ns) |  |  | HOLD TIME (ns) |  |  | $t_{\text {PDI }}=(9 / 12) \times t_{S}+t_{\text {DELAY }}$ <br> Where $t_{\text {DeLay }}$ is specified as below, ns |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |
| 10 | 3.90 |  |  | 4.00 |  |  | 8 | 10 | 12 |
| 30 | 1.00 |  |  | 1.30 |  |  | 8 | 10 | 12 |
| 50 | 0.60 |  |  | 0.57 |  |  | 8 | 10 | 12 |
| 65 | 0.40 |  |  | 0.34 |  |  | 8 | 10 | 12 |
| 80 | 0.22 |  |  | 0.24 |  |  | 8 | 10 | 12 |

(1) All the timing specifications are taken with default output clock and data delay settings ( 0 ps ).
(2) Refer to the Programmable LVDS Output Clock and Data Edges section in the Application Information for output clock and data delay options.

Table 3. Two-Wire, 10x Serialization ${ }^{(1)(2)}$

| SAMPLING FREQUENCY <br> (MSPS) | SETUP TIME (ns) |  | HOLD TIME (ns) |
| :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |
| 65 | 1.00 | 1.50 | MYP |
| 80 | 0.74 | 1.20 |  |
| 100 | 0.44 | 1.00 |  |

(1) All the timing specifications are taken with default output clock and data delay settings ( 0 ps ).
(2) Refer to the Programmable LVDS Output Clock and Data Edges section in the Application Information for output clock and data delay options.

Table 4. One-Wire, 10x Serialization ${ }^{(1)(2)}$

| SAMPLING FREQUENCY <br> (MSPS) | SETUP TIME (ns) |  | HOLD TIME (ns) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MYP |
| 65 | 0.51 | 0.60 |  |  |
| 80 | 0.33 | 0.36 |  |  |
| 100 | 0.17 | 0.31 |  |  |

(1) All the timing specifications are taken with default output clock and data delay settings ( 0 ps ).
(2) Refer to the Programmable LVDS Output Clock and Data Edges section in the Application Information for output clock and data delay options.

## PARAMETRIC MEASUREMENT INFORMATION

## LATENCY TIMING

Figure 1 shows a timing diagram of the LVDS output voltage levels.

(1) With an external $100-\Omega$ termination.

Figure 1. LVDS Output Voltage Levels
Figure 2 shows a latency timing diagram.


Figure 2. Latency Timing Diagram

## LVDS OUTPUT TIMING

Figure 3 shows the output timing described in the Timing Requirements table.

## PARAMETRIC MEASUREMENT INFORMATION (continued)


(1) $\mathrm{n}=0$ to 11 .

Figure 3. LVDS Output Timing

## PIN DESCRIPTION



PIN DESCRIPTIONS

| NAME | NO. | FUNCTION ${ }^{(1)}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| ADCLKN | 30 | DO | Differential LVDS frame clock (1x), negative |
| ADCLKP | 29 | DO | Differential LVDS frame clock (1x), positive |
| AGND | 3, 6, 55, 58, 61, 80 | G | Analog ground pin |
| AVDD | 9, 52, 66, 71, 74 | S | Analog supply pin, 1.8 V |
| CLKN | 73 | AI | Differential clock input, negative <br> For a single-ended clock, tie CLKN to 0 V |
| CLKP | 72 | AI | Differential clock input, positive |
| $\overline{\mathrm{CS}}$ | 75 | DI | Serial enable chip select; active low digital input |
| IN1N | 79 | AI | Differential analog input for channel 1, negative |
| IN1P | 78 | AI | Differential analog input for channel 1, positive |
| IN2N | 2 | AI | Differential analog input for channel 2 , negative |
| IN2P | 1 | AI | Differential analog input for channel 2, positive |
| IN3N | 5 | AI | Differential analog input for channel 3, negative |
| IN3P | 4 | AI | Differential analog input for channel 3, positive |
| IN4N | 8 | AI | Differential analog input for channel 4, negative |
| IN4P | 7 | AI | Differential analog input for channel 4, positive |
| IN5N | 54 | AI | Differential analog input for channel 5 , negative |
| IN5P | 53 | AI | Differential analog input for channel 5, positive |
| IN6N | 57 | AI | Differential analog input for channel 6, negative |
| IN6P | 56 | AI | Differential analog input for channel 6, positive |
| IN7N | 60 | AI | Differential analog input for channel 7, negative |
| IN7P | 59 | AI | Differential analog input for channel 7, positive |
| IN8N | 63 | AI | Differential analog input for channel 8, negative |
| IN8P | 62 | AI | Differential analog input for channel 8, positive |
| LCLKN | 32 | DO | LVDS differential bit clock output pins (6x), negative |
| LCLKP | 31 | DO | LVDS differential bit clock output pins (6x), positive |
| LGND | 12, 50 | G | Digital ground pin |
| LVDD | 11, 49 | S | Digital and I/O power supply, 1.8 V |
| NC | 67 | - | Do not connect |
| OUT1A_N | 14 | DO | Channel 1 differential LVDS negative data output, one-wire |
| OUT1A_P | 13 | DO | Channel 1 differential LVDS positive data output, one-wire |
| OUT1B_N | 16 | DO | Channel 1 differential LVDS negative data output, two-wire |
| OUT1B_P | 15 | DO | Channel 1 differential LVDS positive data output, two-wire |
| OUT2A_N | 18 | DO | Channel 2 differential LVDS negative data output, one-wire |
| OUT2A_P | 17 | DO | Channel 2 differential LVDS positive data output, one-wire |
| OUT2B_N | 20 | DO | Channel 2 differential LVDS negative data output, two-wire |
| OUT2B_P | 19 | DO | Channel 2 differential LVDS positive data output, two-wire |
| OUT3A_N | 22 | DO | Channel 3 differential LVDS negative data output, one-wire |
| OUT3A_P | 21 | DO | Channel 3 differential LVDS positive data output, one-wire |
| OUT3B_N | 24 | DO | Channel 3 differential LVDS negative data output, two-wire |
| OUT3B_P | 23 | DO | Channel 3 differential LVDS positive data output, two-wire |
| OUT4A_N | 26 | DO | Channel 4 differential LVDS negative data output, one-wire |
| OUT4A_P | 25 | DO | Channel 4 differential LVDS positive data output, one-wire |
| OUT4B_N | 28 | DO | Channel 4 differential LVDS negative data output, two-wire |
| OUT4B_P | 27 | DO | Channel 4 differential LVDS positive data output, two-wire |

(1) Pin functionality: $\mathrm{AI}=$ analog input; $\mathrm{DI}=$ digital input; $\mathrm{DO}=$ digital output; $\mathrm{G}=$ ground; and $\mathrm{S}=$ supply.

## PIN DESCRIPTIONS (continued)

| NAME | NO. | FUNCTION |  |
| :---: | :---: | :---: | :--- |
| $\mathbf{1 1}$ | DESCRIPTION |  |  |
| OUT5B_N | 34 | DO | Channel 5 differential LVDS negative data output, two-wire |
| OUT5B_P | 33 | DO | Channel 5 differential LVDS positive data output, two-wire |
| OUT5A_N | 36 | DO | Channel 5 differential LVDS negative data output, one-wire |
| OUT5A_P | 35 | DO | Channel 5 differential LVDS positive data output, one-wire |
| OUT6B_N | 38 | DO | Channel 6 differential LVDS negative data output, two-wire |
| OUT6B_P | 37 | DO | Channel 6 differential LVDS positive data output, two-wire |
| OUT6A_N | 40 | DO | Channel 6 differential LVDS negative data output, one-wire |
| OUT6A_P | 39 | DO | Channel 6 differential LVDS positive data output, one-wire |
| OUT7B_N | 42 | DO | Channel 7 differential LVDS negative data output, two-wire |
| OUT7B_P | 41 | DO | Channel 7 differential LVDS positive data output, two-wire |
| OUT7A_N | 44 | DO | Channel 7 differential LVDS negative data output, one-wire |
| OUT7A_P | 43 | DO | Channel 7 differential LVDS positive data output, one-wire |
| OUT8B_N | 46 | DO | Channel 8 differential LVDS negative data output, two-wire |
| OUT8B_P | 45 | DO | Channel 8 differential LVDS positive data output, two-wire |
| OUT8A_N | 48 | DO | Channel 8 differential LVDS negative data output, one-wire |
| OUT8A_P | 47 | DO | Channel 8 differential LVDS positive data output, one-wire |
| PD | 10 | DI | Power-down control input pin |
| REFB | 69 | AI | Negative reference input/output |
| REFT | 70 | AI | Positive reference input/output |
| RESET | 51 | DI | Active high RESET input |
| SCLK | 77 | DI | Serial clock input |
| SDATA | 76 | DI | Serial data input |
| SDOUT | 64 | DO | Serial data output |
| SYNC | 65 | DI | Synchronization input for reduced output data rate |
| VCM | 68 | AI | Common-mode output pin, 0.95-V output |

FUNCTIONAL BLOCK DIAGRAM


TYPICAL CHARACTERISTICS: General
Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.


Figure 4. FFT FOR 5-MHz INPUT SIGNAL (Sample Rate =100 MSPS)


Figure 6. FFT FOR 70-MHz INPUT SIGNAL
(Sample Rate = 100 MSPS)


Figure 5. FFT FOR 15-MHz INPUT SIGNAL (Sample Rate = 100 MSPS)


Figure 7. FFT FOR 5-MHz INPUT SIGNAL (Sample Rate = 50 MSPS)

TYPICAL CHARACTERISTICS: General (continued)
Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.


Figure 8. FFT FOR 15-MHz INPUT SIGNAL (Sample Rate = 50 MSPS)


Figure 10. FFT WITH TWO-TONE SIGNAL


Figure 9. FFT FOR 70-MHz INPUT SIGNAL (Sample Rate $=50$ MSPS)


Figure 11. SIGNAL-TO-NOISE RATIO vs INPUT SIGNAL FREQUENCY

TYPICAL CHARACTERISTICS: General (continued)
Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.


Figure 12. SPURIOUS-FREE DYNAMIC RANGE vs INPUT SIGNAL FREQUENCY


Figure 14. SPURIOUS-FREE DYNAMIC RANGE vs DIGITAL GAIN


Figure 13. SIGNAL-TO-NOISE RATIO vs DIGITAL GAIN


Figure 15. PERFORMANCE vs INPUT AMPLITUDE

TYPICAL CHARACTERISTICS: General (continued)
Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.


Figure 16. PERFORMANCE vs INPUT CLOCK AMPLITUDE


Figure 18. PERFORMANCE vs INPUT COMMON-MODE VOLTAGE


G014
Figure 17. PERFORMANCE vs INPUT CLOCK DUTY CYCLE


Figure 19. SIGNAL-TO-NOISE RATIO vs AVDD AND TEMPERATURE

TYPICAL CHARACTERISTICS: General (continued)
Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.


Figure 20. SPURIOUS-FREE DYNAMIC RANGE vs AVDD AND TEMPERATURE


Figure 22. INTEGRAL NONLINEARITY


Figure 21. CROSSTALK vs FREQUENCY ${ }^{(1)}$


Figure 23. DIFFERENTIAL NONLINEARITY
(1) Adjacent channel: Neighboring channels on the immediate left and right of the channel of interest.

Near channel: Channels on the same side of the package, except the immediate neighbors.
Far channel: Channels on the opposite side of the package.

## TYPICAL CHARACTERISTICS: Digital Processing

Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.


Figure 24. DIGITAL FILTER RESPONSE (Decimate-by-2)


Figure 26. FFT FOR 5-MHz INPUT SIGNAL (Sample Rate $\mathbf{= 1 0 0}$ MSPS, Decimation Filter =2)


Figure 25. DIGITAL FILTER RESPONSE (Decimate-by-4)


Figure 27. FFT FOR 5-MHz INPUT SIGNAL
(Sample Rate $=100$ MSPS by Averaging Two Channels)

INSTRUMENTS

## TYPICAL CHARACTERISTICS: Digital Processing (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.


Figure 28. FFT FOR 5-MHz INPUT SIGNAL (Sample Rate $=100$ MSPS, Decimation Filter =4)


Figure 30. FFT FOR 5-MHz INPUT SIGNAL USING CUSTOM DECIMATION-BY-8 FILTER


Figure 29. FFT FOR 5-MHz INPUT SIGNAL
(Sample Rate $\mathbf{= 1 0 0}$ MSPS by Averaging Four Channels)


Figure 31. DIGITAL HIGH-PASS FILTER RESPONSE

## TYPICAL CHARACTERISTICS: Digital Processing (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.



Figure 32. FFT WITH HPF ENABLED AND DISABLED (No Signal)


Figure 34. $0-\mathrm{MHz}$ to 1 MHz FFT, $5-\mathrm{MHz}$ INPUT (100-MHz FS with LFNS Enabled)


Figure 33. FULL-BAND FFT, 5-MHz INPUT (100-MHz FS with LFNS Enabled)


Figure 35. 49-MHz to $50-\mathrm{MHz}$ FFT, $5-\mathrm{MHz}$ INPUT (100-MHz FS with LFNS Enabled)

TYPICAL CHARACTERISTICS: Power Consumption
Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.


Figure 36. ANALOG SUPPLY POWER


Figure 38. ANALOG SUPPLY CURRENT


Figure 37. DIGITAL SUPPLY POWER


Figure 39. DIGITAL SUPPLY CURRENT

## TYPICAL CHARACTERISTICS: Power Consumption (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.


Figure 40. TOTAL POWER PER CHANNEL

## TYPICAL CHARACTERISTICS: Contour

Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.


Figure 41. SIGNAL-TO-NOISE RATIO vs INPUT AND SAMPLING FREQUENCIES

TYPICAL CHARACTERISTICS: Contour (continued)
Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{LVDD}=1.8 \mathrm{~V}, 50 \%$ clock duty cycle, 100 MSPS , two-wire LVDS interface, and $-1-\mathrm{dBFS}$ differential analog input, unless otherwise noted.


Figure 42. SPURIOUS-FREE DYNAMIC RANGE vs INPUT AND SAMPLING FREQUENCIES

## DEVICE CONFIGURATION

## SERIAL INTERFACE

The ADC has a set of internal registers that can be accessed by the serial interface formed by the $\overline{\mathrm{CS}}$ (serial interface enable), SCLK (serial interface clock), and SDATA (serial interface data) pins. Serially shifting bits into the device is enabled when $\overline{\mathrm{CS}}$ is low. The serial data (on the SDATA pin) are latched at every SCLK falling edge when $\overline{C S}$ is active (low). The serial data are loaded into the register at every 24 th SCLK rising edge when CS is low. When the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24 -bit words within a single active CS pulse. The first eight bits form the register address and the remaining 16 bits are the register data. The interface can function with SCLK frequencies from 15 MHz down to very low speeds (of a few hertz) and also with a non-50\% SCLK duty cycle.

## Register Initialization

After power-up, the internal registers must be initialized to default values. This initialization can be accomplished in one of two ways:

1. Either through a hardware reset by applying a high pulse on the RESET pin (of widths greater than 10 ns ), as shown in Figure 43; or
2. By applying a software reset. When using the serial interface, set the RESET bit (register 00h, bit D7) high. This setting initializes the internal registers to default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low (inactive).


Figure 43. Serial Interface Timing Diagram
Table 5. Timing Characteristics for Figure $43^{(1)}$

|  | PARAMETER | MIN | TYP |
| :--- | ---: | ---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | SCLK frequency (equal to $\left.1 / \mathrm{t}_{\text {SCLK }}\right)$ | MAX | UNIT |
| $\mathrm{t}_{\text {SLOADS }}$ | $\overline{\mathrm{CS}}$ to SCLK setup time | 33 | 15 |
| $\mathrm{t}_{\text {SLOADH }}$ | SCLK to $\overline{\mathrm{CS}}$ hold time | 33 | MHz |
| $\mathrm{t}_{\text {DSU }}$ | SDATA setup time | 33 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | SDATA hold time | 33 | ns |

(1) Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$, minimum and maximum values are across the full temperature range of $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=$ $+85^{\circ} \mathrm{C}$, unless otherwise noted.

## Reset Timing

Figure 44 shows a timing diagram for the reset function.


Figure 44. Reset Timing Diagram
Table 6. Timing Characteristics for Figure $44^{(1)(2)}$

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Power-on delay | Delay from AVDD and LVDD power-up <br> to active RESET pulse | 1 | ms |  |
| $\mathrm{t}_{2}$ | Reset pulse width | Pulse width of active RESET signal | 50 | ns |  |
| $\mathrm{t}_{3}$ | Register write delay | Delay from RESET disable to $\overline{\mathrm{CS}}$ active |  | 100 | ns |

(1) Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, minimum and maximum values are across the full temperature range of $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=+85^{\circ} \mathrm{C}$, unless otherwise noted.
(2) A high pulse on the RESET pin is required when initialization is done via a hardware reset.

## Serial Register Readout

The device includes a mode where the contents of the internal registers can be read back on the SDOUT pin. This readback mode may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.

By default, the SDOUT pin is in 3-state after a device power-up or reset. When the readout mode is enabled using the READOUT register bit, SDOUT serially outputs the contents of the selected register. The following steps describe how to achieve this functionality:

1. Set the READOUT register bit to ' 1 '. This setting puts the device in serial readout mode. This mode prevents any further writes to the internal registers, except for at register 01h. Note that the READOUT bit is also located in register 01h. The device can exit readout mode by setting the READOUT bit to '0'. Note that only the contents of register 01h are unable to be read in register readout mode.
2. Initiate a serial interface cycle specifying the address of the register (A[7:0]) whose content must be read.
3. The device serially outputs the contents ( $\mathrm{D}[15: 0]$ ) of the selected register on the SDOUT pin.
4. The external controller can latch the contents at the SCLK rising edge.

To exit serial readout mode, reset the READOUT register bit to '0', which enables writes to all device registers. At this point, the SDOUT pin is in 3 -state. A detailed timing diagram for the serial readout mode is shown in Figure 45.

a) Enable Serial Readout (READOUT = 1)

b) Read contents of register 0Fh. This register is initialized with 0200 (the device was previously put in global power-down).

Figure 45. Serial Readout Timing Diagram

SBAS595-DECEMBER 2012

## SERIAL INTERFACE REGISTERS MAP

Table 7 lists the ADS5295 registers.
Table 7. Register Map


InSTRUMENTS

Table 7. Register Map (continued)

| REGISTER ADDRESS (Hex) | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 34 | 0 | $\begin{gathered} \mathrm{HPF}_{\mathrm{CH}}^{\mathrm{EN}}{ }_{-} \end{gathered}$ | HPF_CORNER_CH7[3:0] |  |  |  | FILTER_TYPE_CH7[2:0] |  |  | DEC_RATE_CH7 |  |  | 0 | $\begin{aligned} & \text { SEL_ODD_ } \\ & \text { TAP_CH7 }^{-} \end{aligned}$ | 0 | $\begin{aligned} & \text { USE }_{\text {FILTE }}^{-} \\ & \text {CH7 }_{-}^{\prime} \end{aligned}$ |
| 35 | 0 | $\begin{gathered} \mathrm{HPF}_{\mathrm{CH}}^{\mathrm{EN}}- \\ \mathrm{CH}_{-} \end{gathered}$ | HPF_CORNER_CH8[3:0] |  |  |  | FILTER_TYPE_CH8[2:0] |  |  | DEC_RATE_CH8 |  |  | 0 | $\begin{aligned} & \text { SEL_ODD_ } \\ & \text { TAP_CH8 } \end{aligned}$ | 0 | $\begin{aligned} & \text { USE }_{1} \\ & \text { FILTER }_{-} \\ & \text {CH8 } \end{aligned}$ |
| 38 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | ATE[1:0] |
| 42 | $\begin{aligned} & \text { EN_PHASE } \\ & \text { DDR } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { PHASE_- } \\ & \text { DDR1 } \end{aligned}$ | $\begin{aligned} & \text { PHASE_- } \\ & \text { DDRO } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 |
| 45 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PAT_DE | W_SYNC[1:0] |
| 46 | ENABLE 46 | 0 | FALL_SDR | 0 | BIT_SER_SEL |  |  |  | 0 | 0 | 0 | EN_SDR | $\begin{aligned} & \text { EN_MSB_- } \\ & \text { FIRST } \end{aligned}$ | BTC_MODE | 0 | EN_2WIRE |
| 50 | ENABLE 50 | 0 | 0 | 0 | MAP_Ch1234_to_OUT2A |  |  |  | MAP_Ch1234_to_OUT1B |  |  |  | MAP_Ch1234_to_OUT1A |  |  |  |
| 51 | ENABLE 51 | 0 | 0 | 0 | MAP_Ch1234_to_OUT3B |  |  |  | MAP_Ch1234_to_OUT3A |  |  |  | MAP_Ch1234_to_OUT2B |  |  |  |
| 52 | ENABLE 52 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MAP_Ch1234_to_OUT4B |  |  |  | MAP_Ch1234_to_OUT4A |  |  |  |
| 53 | ENABLE 53 | 0 | 0 | 0 | MAP_Ch5678_to_OUT6B |  |  |  | MAP_Ch5678_to_OUT5A |  |  |  | MAP_Ch5678_to_OUT5B |  |  |  |
| 54 | ENABLE 54 | 0 | 0 | 0 | MAP_Ch5678_to_OUT7A |  |  |  | MAP_Ch5678_to_OUT7B |  |  |  | MAP_Ch5678_to_OUT6A |  |  |  |
| 55 | ENABLE 55 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MAP_Ch5678_to_OUT8A |  |  |  | MAP_Ch5678_to_OUT8B |  |  |  |
| 5A to 65 | $\begin{aligned} & \text { EN } \\ & \text { CUSTŌM- } \\ & \text { FLLT_CH } \end{aligned}$ | 0 | 0 | 0 | COEFFn_SET_CH1 ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |
| 66 to 71 | EN CUSTŌM FILT_CH2 | 0 | 0 | 0 | COEFFn_SET_CH2 ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |
| 72 to 7D | $\begin{aligned} & \text { CNTO-M } \\ & \text { FILT_CH } \end{aligned}$ | 0 | 0 | 0 | COEFFn_SET_CH3 ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |
| 7E to 89 | EN CUSTŌM FILT_CH4 | 0 | 0 | 0 | COEFFn_SET_CH4 ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |
| 8A to 95 | $\begin{aligned} & \text { ENN } \\ & \text { CUSTŌM- } \\ & \text { FILT_CH5 } \end{aligned}$ | 0 | 0 | 0 | COEFFn_SET_CH5 ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |
| 96 to A1 | $\begin{aligned} & \text { EN } \\ & \text { CUSTŌM- } \\ & \text { FLLT_CH } \end{aligned}$ | 0 | 0 | 0 | COEFFn_SET_CH6 ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |
| A2 to AD | $\begin{gathered} \text { EN- } \\ \text { CUSTOMM } \\ \text { FILT_CH } \overline{7} \\ \hline \end{gathered}$ | 0 | 0 | 0 | COEFFn_SET_CH7 ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |
| AE to B9 | $\begin{aligned} & \text { ENN } \\ & \text { CUSTŌM } \\ & \text { FILT_CH8 } \end{aligned}$ | 0 | 0 | 0 | COEFFn_SET_CH8 ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |
| BE | $\underset{\substack{\text { EN_LVDS } \\ \text { PROG }}}{ }$ | 0 | 0 | 0 | 0 | 0 | DELAY_DATA_R |  | DELAY_LCLK_R |  |  | DELAY_DATA_F |  | DELAY_LCLK_F |  |  |
| F0 | $\begin{gathered} \text { EN_EXT_ } \\ \text { REF } \end{gathered}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

(1) $\mathrm{n}=0$ to 11 .

## DESCRIPTION OF SERIAL INTERFACE REGISTERS

## Register 00h

D15

| D14 | D13 | D12 | D11 | D10 | D9 | D8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | RST |

## Bits D[15:1] Must write ' 0 '

Bit DO
RST
$0=$ Normal operation (default)
1 = Self-clearing software RESET; after reset, this bit is set to ' 0 '

## Register 01h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | $\begin{gathered} \text { EN_HIGH } \\ \text { ADDRS } \\ \hline \end{gathered}$ | 0 | 0 | 0 | EN_READOUT |

## Bits D[15:5] Must write ' 0 ' <br> Bit D4 EN_HIGH_ADDRS

0 = Access to register FOh disabled (default)
1 = Access to register FOh enabled

| Bits $D[3: 1]$ | Must write '0' |
| :--- | :--- |
| Bit DO | EN_READOUT |

0 = Normal operation (default)
1 = READOUT of registers mode using the SDOUT pin enabled

## Register 0Ah

| D15 | D14 | D13 | D12 | D11 | D10 | D9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RAMP_PAT_RESET_VAL |  | D8 |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 |
|  |  | RAMP_PAT_RESET_VAL |  |  |  |  |

## Bits D[15:0] RAMP_PAT_RESET_VAL

The starting value of digital ramp test pattern can be programmed using these register bits. By default, after a reset, the starting value is 0000 h .

## Register 0Fh

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | PDN_PIN_CFG | PDN COMPLĒTE | PDN_PARTIAL |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PDN_CH[8:1] |  |  |  |  |  |  |  |

All bits default to '0' after reset.

| Bits D[15:11] | Must write '0' |
| :--- | :--- |
| Bit D10 | PDN_PIN_CFG |

$0=$ PD pin configured for complete power-down mode
$1=$ PD pin configured for partial power-down mode
Bit D9 PDN_COMPLETE
0 = Normal operation
1 = Register mode for complete power-down; slow recovery from power-down
Bit D8 PDN_PARTIAL
$0=$ Normal operation
1 = Partial power-down mode; fast recovery from power-down
Bits D[7:0] PDN_CH[8:1]
0 = Normal operation
1 = Individual channel ADC power-down mode

## Register 14h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

## Bits D[15:8] Must write ' 0 ' <br> Bits D[7:0] LFNS_CH[8:1]

$0=$ LFNS disabled (default)
1 = Low-frequency noise suppression (LFNS) mode enabled for individual channels

## Register 1Ch

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | EN_FRAME <br> PAT | 0 | 0 |  | ADCLKOUT[11:0] |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| ADCLKOUT[11:0] |  |  |  |  |  |  |  |  |

All bits default to ' 0 ' after reset.

| Bit D15 | Must write '0' |
| :--- | :--- |
| Bit D14 | EN_FRAME_PAT |

$0=$ Normal operation on frame clock (default)
1 = Enables output frame clock to be programmed through a pattern specified by
ADCCLKOUT register bits

## Bits D[13:12] Must write '0'

Bits D[11:0] ADCLKOUT[11:0]
These bits create the 12 -bit pattern for the frame clock on the ADCLKP, ADCLKN pins.
Register 23h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | PRBS_SEED[15:0] |  |  |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|  |  | PRBS_SEED[15:0] |  |  |  |  |  |

## Bits D[15:0] PRBS_SEED[15:0]

These bits are the lower 16 bits of the PRBS pattern starting seed value.
The starting seed value of the PRBS test pattern can be specified using these register bits

## Register 24h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | PRBS_SEED[22:16] |  | D8 |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 |
|  |  | INVERT_CH[8:1] |  | D0 |  |  |

All bits default to '0' after reset.

## Bits D[15:9] PRBS_SEED[22:16]

These bits are the seven upper bits of the PRBS seed starting value.

## Bit D8 Must write '0'

Bits D[7:0] INVERT_CH[8:1]
$0=$ Normal configuration
Normally, the INP pin represents the positive analog input pin and INN represents the complementary negative input.
$1=$ The polarity of the analog input pins is electrically swapped
Setting the INVERT_CH[8:1] bits causes the inputs to be swapped. INN now represents the positive input and INP represents the negative input.

## Register 25h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { TP_HARD_ } \\ \begin{array}{c} \text { SYNC } \end{array} \end{gathered}$ | PRBS SEED FROM_REG | PRBS MODE_2 | PRBS_TP_EN | 0 | 0 | 0 | $\begin{gathered} \text { TP_SOFT_ } \\ \text { SYNC } \end{gathered}$ |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | TEST_PATT[2:0] |  |  | BITS_CUSTOM2[11:10] |  | BITS_CUSTOM1[11:10] |  |

All bits default to ' 0 ' after reset.

| Bit D15 | TP_HARD_SYNC |
| :---: | :---: |
|  | $0=$ Inactive <br> 1 = The external SYNC feature is enabled for syncing test patterns |
| Bit D14 | PRBS_SEED_FROM_REG |
|  | $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { The PRBS seed is now able to be chosen from registers } 23 \mathrm{~h} \text { and } 24 \mathrm{~h} \end{aligned}$ |
| Bit D13 | PRBS_MODE_2 |
|  | The PRBS 9-bit LFSR (23-bit LFSR) is the default mode. |
| Bit D12 | PRBS_TP_EN |
|  | $0=$ PRBS test pattern disabled <br> 1 = PRBS test pattern enabled |
| Bits D[11:9] | Must write '0' |
| Bit D8 | TP_SOFT_SYNC |
|  | $0=$ No sync <br> 1 = Software sync bit for the test patterns on all eight channels |
| Bit D7 | Must write '0' |
| Bit D6 | TEST_PATT2 |
|  | $0=$ Normal operation <br> 1 = A repeating full-scale ramp pattern is enabled on the outputs; ensure that bits D4 and D5 are '0' |
| Bit D5 | TEST_PATT1 |
|  | $0=$ Normal operation <br> 1 = Enables a mode where the output toggles between two defined codes; ensure that bits D4 and D6 are '0' |
| Bit D4 | TEST_PATTO |
|  | $0=$ Normal operation <br> 1 = Enables a mode where the output is a constant specified code; ensure that bits D5 and D6 are '0' |
| Bits D[3:2] | BITS_CUSTOM2[11:10] |
|  | These bits are the two MSBs for the second code of the dual custom patterns. |
| Bits D[1:0] | BITS_CUSTOM1[11:10] |
|  | These bits are the two MSBs for the single custom pattern (and for the first code of the dual custom patterns). |

## Register 26h

| D15 D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BITS_CUSTOM1[9:0] |  |  |  |  |  |  |
| D7 D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| BITS_CUSTOM1[9:0] | 0 | 0 | 0 | 0 | 0 | 0 |

## Bits D[15:6] BITS_CUSTOM1[9:0]

These bits are the 10 lower bits for the single custom pattern (and for the first code of the dual custom pattern).
Bits D[5:0] Must write ' 0 '
Register 27h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BITS_CUSTOM2[9:0] |  |  |  |  |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| BITS_CUSTOM2[9:0] | 0 | 0 | 0 | 0 | 0 | 0 |  |

## Bits D[15:6] BITS_CUSTOM2[9:0]

These bits are the 10 lower bits for the second code of the dual custom pattern.
Bits D[5:0] Must write '0'

## Register 28h

D15

| EN_WORD_ <br> BIT_WISE $^{2}$ | 0 | D14 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | 0 | 0 | 0 | 0 | 0 | EN_BIT_WISE |  |



All bits default to '0' after reset.

| Bit D15 | EN_WORD_BIT_WISE |
| :---: | :---: |
|  | This bit enables the bit order output in two-wire mode. $\begin{aligned} & 0=\text { Byte-wise } \\ & 1=\text { Word-wise if } D[7: 0]=1 \text { (bit-wise if } D 8=1 \text { and } D[7: 0]=0) \end{aligned}$ |
| Bits D[14:9] | Must write '0' |
| Bit D8 | EN_BIT_WISE |
|  | 1 = Bit-wise if D15 = 1 and D[7:0] $=0$ |
| Bits D[7:0] | EN_WORDWISE_BY_CH[7:0] |
|  | $\begin{aligned} & 0=\text { Bit-wise if D15 = } 1 \text { and D8 }=1 \\ & 1=\text { Word-wise if D15 }=1 \end{aligned}$ |

## Register 29h

D15

| D14 | D13 | D12 | D11 | D10 | D9 | D8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | 0 | 0 | 0 | EN_DIG_ <br> FILTER | EN_CHANNEL <br> AVG |


| Bits D[15:2] | Must write '0' |
| :--- | :--- |
| Bit D1 | EN_DIG_FILTER |

$0=$ Global control digital filter disabled(default)
1 = Global control digital filter enabled
Bit DO EN_CHANNEL_AVG
$0=$ Channel averaging is disabled (default)
1 = Channel averaging is enabled and specified by the AVG_OUTn register bits

## Register 2Ah

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GAIN_CH4[3:0] |  |  |  | GAIN_CH3[3:0] |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| GAIN_CH2[3:0] |  |  |  | GAIN_CH1[3:0] |  |  |  |

## Bits D[15:12] GAIN_CH4[3:0]

These bits set the programmable gain for channel 4.
Bits D[11:8] GAIN_CH3[3:0]
These bits set the programmable gain for channel 3.
Bits D[7:4] GAIN_CH2[3:0]
These bits set the programmable gain for channel 2.
Bits D[3:0] GAIN_CH1[3:0]
These bits set the programmable gain for channel 1.

## Register 2Bh

| D15 | D14 | D13 | D11 | D10 | D8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | GAIN_CH5[3:0] |  |  | GAIN_CH6[3:0] |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 |
|  | GAIN_CH7[3:0] |  |  | GAIN_CH8[3:0] |  |  |

## Bits D[15:12] GAIN_CH5[3:0]

These bits set the programmable gain for channel 5 .
Bits D[11:8] GAIN_CH6[3:0]
These bits set the programmable gain for channel 6 .
Bits D[7:4] GAIN_CH7[3:0]
These bits set the programmable gain for channel 7 .
Bits D[3:0] GAIN_CH8[3:0]
These bits set the programmable gain for channel 8.

## Register 2Ch

D15

| D14 | D13 | D12 | D11 | D10 | D9 | D8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | AVG_OUT4[1:0] | 0 |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| AVG_OUT3[1:0] |  | 0 | AVG_OUT2[1:0] | 0 | AVG_OUT1[1:0] |  |  |

Bits D[15:11] Must write ' 0 '
Bits D[10:9] AVG_OUT4[1:0]
These bits set the averaging control for what is transmitted on the LVDS output OUT4.
Bit D8 Must write ' 0 '
Bits D[7:6] AVG_OUT3[1:0]
These bits set the averaging control for what is transmitted on the LVDS output OUT3.
Bit D5 Must write '0'
Bits D[4:3] AVG_OUT2[1:0]
These bits set the averaging control for what is transmitted on the LVDS output OUT2.

## Bit D2 Must write ' 0 '

Bits D[1:0] AVG_OUT1[1:0]
These bits set the averaging control for what is transmitted on the LVDS output OUT1.
Register 2Dh
D15

|  | D14 13 | D12 | D11 | D10 | D9 | D8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | AVG_OUT8[1:0] | 0 |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| AVG_OUT7[1:0] | 0 | AVG_OUT6[1:0] | 0 | AVG_OUT5[1:0] |  |  |  |


| Bits D[15:11] | Must write '0' |
| :--- | :--- |
| Bits D[10:9] | AVG_OUT8[1:0] <br> These bits set the averaging control for what is transmitted on the LVDS output OUT8. |
| Bit D8 | Must write '0' |
| Bits D[7:6] | AVG_OUT7[1:0] <br> These bits set the averaging control for what is transmitted on the LVDS output OUT7. |
| Bit D5 | Must write '0' |
| Bits D[4:3] | AVG_OUT6[1:0] <br> These bits set the averaging control for what is transmitted on the LVDS output OUT6. |
| Bit D2 | Must write '0' |
| Bits D[1:0] | AVG_OUT5[1:0] <br> These bits set the averaging control for what is transmitted on the LVDS output OUT5. |

## Register 2Eh

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | HPF_EN_CH1 | HPF_CORNER _CH1[3:0] |  |  |  | FILTER_TYPE_CH1[2:0] |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| FILTER_TYPE _CH1[2:0] | DEC_RATE_CH1[2:0] |  |  | 0 | $\begin{aligned} & \text { SEL_ODD } \\ & \text { TAP_CH1 } \end{aligned}$ | 0 |  |


| Bit D15 | Must write '0' |
| :--- | :--- |
| Bit D14 | HPF_EN_CH1 |

Bits D[13:10] HPF_CORNER_CH1[3:0]
These bits program the HPF corner for channel 1.
Bits D[9:7] FILTER_TYPE_CH1[2:0]
These bits select the type of filter on channel 1 .
Bits D[6:4] DEC_RATE_CH1[2:0]
These bits set the decimation factor for the filter on channel 1.

Bit D3
Must write '0'
SEL_ODD_TAP_CH1
This bit enables the odd tap filter for channel 1.
Bit D1 Must write '0'
Bit Do

USE_FILTER_CH1
This bit enables the filter for channel 1.

## Register 2Fh

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | HPF_EN_CH2 | HPF_CORNER _CH2[3:0] |  |  |  | FILTER_TYPE_CH2[2:0] |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| FILTER_TYPE $=\mathrm{CH} 2[2: 0]$ | DEC_RATE_CH2[2:0] |  |  | 0 | $\begin{aligned} & \text { SEL_ODD_ } \\ & \text { TAP_CH2 } \end{aligned}$ | 0 | $\begin{gathered} \text { USE_FILTER_ } \\ \text { CH2 } \end{gathered}$ |


| Bit D15 | Must write '0' |
| :--- | :--- |
| Bit D14 | HPF_EN_CH2 |

Bits D[13:10] HPF_CORNER_CH2[3:0]
These bits program the HPF corner for channel 2.
Bits D[9:7] FILTER_TYPE_CH2[2:0]
These bits select the type of filter on channel 2.
Bits D[6:4] DEC_RATE_CH2[2:0]
These bits set the decimation factor for the filter on channel 2.

Bit D3
Must write ' 0 '
SEL_ODD_TAP_CH2
This bit enables the odd tap filter for channel 2.
$\begin{array}{ll}\text { Bit D1 } & \text { Must write '0' } \\ \text { Bit D0 } & \text { USE_FILTER_CH2 }\end{array}$
This bit enables the filter for channel 2.

## Register 30h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | HPF_EN_CH3 | HPF_CORNER _CH3[3:0] |  |  |  | FILTER_TYPE_CH3[2:0] |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| FILTER TYPE <br> CH3[2:0] | DEC_RATE_CH3[2:0] |  |  | 0 | $\begin{aligned} & \text { SEL_ODD_- } \\ & \text { TAP_CH3 } \end{aligned}$ | 0 |  |


| Bit D15 | Must write '0' |
| :--- | :--- |
| Bit D14 | HPF_EN_CH3 |

Bits D[13:10] HPF_CORNER_CH3[3:0]
These bits program the HPF corner for channel 3.
Bits D[9:7] FILTER_TYPE_CH3[2:0]
These bits select the type of filter on channel 3.
Bits D[6:4] DEC_RATE_CH3[2:0]
These bits set the decimation factor for the filter on channel 3.

Bit D3
Must write '0'
SEL_ODD_TAP_CH3
This bit enables the odd tap filter for channel 3.
Bit D1
Must write ' 0 '
Bit D0

USE_FILTER_CH3
This bit enables the filter for channel 3.

Instruments

## Register 31h



| Bit D15 | Must write '0' |
| :---: | :---: |
| Bit D14 | HPF_EN_CH4 |
|  | This bit enables the HPF filter for channel 4. |
| Bits D[13:10] | HPF_CORNER _CH4[3:0] |
|  | These bits program the HPF corner for channel 4. |
| Bits D[9:7] | FILTER_TYPE_CH4[2:0] |
|  | These bits select the type of filter on channel 4. |
| Bits D[6:4] | DEC_RATE_CH4[2:0] |
|  | These bits set the decimation factor for the filter on channel 4. |
| Bit D3 | Must write ' 0 ' |
| Bit D2 | SEL_ODD_TAP_CH4 |
|  | This bit enables the odd tap filter for channel 4. |
| Bit D1 | Must write ' 0 ' |
| Bit D0 | USE_FILTER_CH4 |
|  | This bit enables the filter for channel 4. |

## Register 32h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | HPF_EN_CH5 | HPF_CORNER _CH5[3:0] |  |  |  | FILTER_TYPE_CH5[2:0] |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| FILTER TYPE CH5[2:0] | DEC_RATE_CH5[2:0] |  |  | 0 | $\begin{aligned} & \text { SEL_ODD_ } \\ & \text { TAP_CH5 } \end{aligned}$ | 0 | $\underset{\text { CH5 }}{\substack{\text { USE_FILTER_ }}}$ |


| Bit D15 | Must write '0' |
| :--- | :--- |
| Bit D14 | HPF_EN_CH5 |

Bits D[13:10] HPF_CORNER_CH5[3:0]
These bits program the HPF corner for channel 5.
Bits D[9:7] FILTER_TYPE_CH5[2:0]
These bits select the type of filter on channel 5 .
Bits D[6:4] DEC_RATE_CH5[2:0]
These bits set the decimation factor for the filter on channel 5 .

Bit D3

## Must write ' 0 '

SEL_ODD_TAP_CH5
This bit enables the odd tap filter for channel 5.
Bit D1 Must write '0'
Bit D0

USE_FILTER_CH5
This bit enables the filter for channel 5 .

Instruments

## Register 33h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | HPF_EN_CH6 | HPF_CORNER _CH6[3:0] |  |  |  | FILTER_TYPE_CH6[2:0] |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| FILTER TYPE $\mathrm{CH} 6[2: 0]$ | DEC_RATE_CH6[2:0] |  |  | 0 | $\begin{aligned} & \text { SEL_ODD } \\ & \text { TAP CH6 } \end{aligned}$ | 0 | $\begin{gathered} \text { USE_FILTER_} \\ \text { CH6 } \end{gathered}$ |


| Bit D15 | Must write '0' |
| :---: | :---: |
| Bit D14 | HPF_EN_CH6 |
|  | This bit enables the HPF filter for channel 6. |
| Bits D[13:10] | HPF_CORNER _CH6[3:0] |
|  | These bits program the HPF corner for channel 6. |
| Bits D[9:7] | FILTER_TYPE_CH6[2:0] |
|  | These bits select the type of filter on channel 6. |
| Bits D[6:4] | DEC_RATE_CH6[2:0] |
|  | These bits set the decimation factor for the filter on channel 6. |
| Bit D3 | Must write ' 0 ' |
| Bit D2 | SEL_ODD_TAP_CH6 |
|  | This bit enables the odd tap filter for channel 6. |
| Bit D1 | Must write ' 0 ' |
| Bit D0 | USE_FILTER_CH6 |
|  | This bit enables the filter for channel 6. |

## Register 34h



| Bit D15 | Must write '0' |
| :--- | :--- |
| Bit D14 | HPF_EN_CH7 |

Bits D[13:10] HPF_CORNER_CH7[3:0]
These bits program the HPF corner for channel 7.
Bits D[9:7] FILTER_TYPE_CH7[2:0]
These bits select the type of filter on channel 7 .
Bits D[6:4] DEC_RATE_CH7[2:0]
These bits set the decimation factor for the filter on channel 7 .

Bit D3

## Must write '0'

SEL_ODD_TAP_CH7
This bit enables the odd tap filter for channel 7 .
Bit D1 Must write '0'
Bit DO

USE_FILTER_CH7
This bit enables the filter for channel 7 .

## Register 35h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | HPF_EN_CH8 | HPF_CORNER _CH8[3:0] |  |  |  | FILTER_TYPE_CH8[2:0] |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| FILTER TYPE CH8[2:0] | DEC_RATE_CH8[2:0] |  |  | 0 | $\begin{aligned} & \text { SEL_ODD } \\ & \text { TAP_CH8 } \end{aligned}$ | 0 | $\begin{gathered} \text { USE_FILTER_ } \\ \text { CH8 } \end{gathered}$ |


| Bit D15 | Must write '0' |
| :--- | :--- |
| Bit D14 | HPF_EN_CH8 |

Bits D[13:10] HPF_CORNER_CH8[3:0]
These bits program the HPF corner for channel 8.
Bits D[9:7] FILTER_TYPE_CH8[2:0]
These bits select the type of filter on channel 8.
Bits D[6:4] DEC_RATE_CH8[2:0]
These bits set the decimation factor for the filter on channel 8 .
Bit D3 Must write '0'
Bit D2 SEL_ODD_TAP_CH8
This bit enables the odd tap filter for channel 8.
Bit D1 Must write '0'
Bit DO USE_FILTER_CH8
This bit enables the filter for channel 8.

## Register 38h

D15

| D14 | D13 | D12 | D11 | D10 | D9 | D8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | 0 | 0 | 0 | DATA_RATE[1:0] |  |

## Bits D[15:2] Must write ' 0 ' <br> Bits D[1:0] DATA_RATE[1:0]

Bits D1 and D0 select the output data rate depending on the type of filter.

## Register 42h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { EN_PHASE_ } \\ \text { DDR } \end{gathered}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | PHASE_DDR1 | PHASE_DDR0 | 0 | 0 | 0 | 0 | 0 |


| Bit D15 | This bit enables LCLK phase programmability. |
| :--- | :--- |
| Bits D[14:7] | Must write '0' |
| Bits D[6:5] | PHASE_DDR[1:0] |

These bits control the LCLK output phase relative to data.
Refer to the Programmable LCLK Phase section.
Bits D[4:0] Must write '0'
Register 45h

| D15 | D14 13 | D12 | D11 | D10 | D9 | D8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | 0 | 0 | 0 | PAT_DESKEW_SYNC[1:0] |  |

## Bits D [15:2] Must write ' 0 ' <br> Bit D1 <br> PAT_DESKEW_SYNC1

0 = Inactive
1 = Sync pattern mode enabled; ensure that D0 is ' 0 '

## Bit DO PAT_DESKEW_SYNCO

0 = Inactive
1 = Deskew pattern mode enabled; ensure that D1 is ' 0 '

## Register 46h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE 46 | 0 | FALL_SDR | 0 | BIT_SER_SEL |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | EN_SDR | EN MSB <br> FIRST | BTC_MODE | 0 | EN_2WIRE |

All bits default to '0' after reset. Note that bit D15 must be set to '1' to enable bits $\mathrm{D}[13: 0]$.

## Bit D15 ENABLE 46

This bit enables register 46 h .

| Bit D14 | Must write '0' |
| :--- | :--- |
| Bit D13 | FALL_SDR |

$0=$ The LCLK rising or falling edge comes at the edge of the data window when operating in SDR output mode
$1=$ The LCLK rising or falling edge comes in the middle of the data window when operating in SDR output mode

| Bit D12 | Must write '0' |
| :--- | :--- |
| Bits D[11:8] | BIT_SER_SEL |

$0001=10$-bit serialization mode enabled $0010=12$-bit serialization mode enabled $0100=14$-bit serialization mode enabled $1000=16$-bit serialization mode enabled Do not use any other bit combinations.

| Bits $D[7: 5]$ | Must write ' 0 ' |
| :--- | :--- |
| Bit D4 | EN SDR |

0 = DDR bit clock
1 = SDR bit clock
Bit D3
EN_MSB_FIRST
$0=$ LSB first
1 = MSB first
Bit D2
BTC_MODE
$0=$ Binary offset (ADC data output format)
1 = Twos complement (ADC data output format)

| Bit D1 | Must write '0' |
| :--- | :--- |
| Bit D0 | EN_2WIRE |
|  | $0=$ One-wire LVDS output |
|  | $1=$ Two-wire LVDS output |

## Programmable LVDS Mapping Mode Registers

## Register 50h

| D15 |
| :---: |
| ENABLE 50 D14 D13 D12 D11 D10 D9 D8 <br> D7 0 0  MAP_Ch1234_to_OUT2A    <br> D6       D5 |

## Bit D15 ENABLE 50

This bit enables bits $\mathrm{D}[11: 0$ ] of register 50 h .
Bits D[14:12] Must write ' 0 '
Bits D[11:8] MAP_Ch1234_to_OUT2A
These bits set the OUT2A pin pair to the channel data mapping selection.
Bits D[7:4] MAP_Ch1234_to_OUT1B
These bits set the OUT1B pin pair to the channel data mapping selection.

## Bits D[3:0] MAP_Ch1234_to_OUT1A

These bits set the OUT1A pin pair to the channel data mapping selection.

## Register 51h

| D15 | D14 | D13 | D11 | D10 | D8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE 51 | 0 | 0 | 0 | MAP_Ch1234_to_OUT3B |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 |  |
| D1 |  |  |  |  | D0 | MAP_Ch1234_to_OUT2B |

## Bit D15

ENABLE 51
This bit enables bits D [11:0] of register 51 h .
Bits D[14:12] Must write ' 0 '
Bits D[11:8] MAP_Ch1234_to_OUT3B
These bits set the OUT3B pin pair to the channel data mapping selection.
Bits D[7:4] MAP_Ch1234_to_OUT3A
These bits set the OUT3A pin pair to the channel data mapping selection.
Bits D[3:0] MAP_Ch1234_to_OUT2B
These bits set the OUT2B pin pair to the channel data mapping selection.

## Register 52h

D15

| ENABLE 52 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | 0 | 0 | 0 | 0 | 0 | 0 |
| D5 |  |  |  |  |  |  |  | | MAP_Ch1234_to_OUT4B |
| :---: |

## Bit D15 ENABLE 52

This bit enables bits $\mathrm{D}[7: 0]$ of register 52 h .
Bits $\mathrm{D}[14: 8] \quad$ Must write ' 0 '
Bits D[7:4] MAP_Ch1234_to_OUT4B
These bits set the OUT4B pin pair to the channel data mapping selection.
Bits D[3:0] MAP_Ch1234_to_OUT4A
These bits set the OUT4A pin pair to the channel data mapping selection.
Register 53h

| D15 | D14 13 | D12 | D11 | D10 | D9 | D8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE 53 | 0 | 0 | 0 |  | MAP_Ch5678_to_OUT6B |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| MAP_Ch5678_to_OUT5A |  |  |  |  |  |  |  |

## Bit D15 ENABLE 53

This bit enables bits D [11:0] of register 53 h .
Bits D[14:12] Must write ' 0 '
Bits D[11:8] MAP_Ch5678_to_OUT6B
These bits set the OUT6B pin pair to the channel data mapping selection.
Bits D[7:4] MAP_Ch5678_to_OUT5A
These bits set the OUT5A pin pair to the channel data mapping selection.
Bits D[3:0]
MAP_Ch5678_to_OUT5B
These bits set the OUT5B pin pair to the channel data mapping selection.

## Register 54h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE 54 | 0 | 0 | 0 |  | MAP_Ch5678_to_OUT7A |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| MAP_Ch5678_to_OUT7B |  |  |  |  |  |  |  | MAP_Ch5678_to_OUT6A |

## Bit D15 ENABLE 54

This bit enables bits D [11:0] of register 54 h .
Bits D[14:12] Must write ' 0 '
Bits D[11:8] MAP_Ch5678_to_OUT7A
These bits set the OUT7A pin pair to the channel data mapping selection.
Bits D[7:4] MAP_Ch5678_to_OUT7B
These bits set the OUT7B pin pair to the channel data mapping selection.
Bits D[3:0] MAP_Ch5678_to_OUT6A
These bits set the OUT6A pin pair to the channel data mapping selection.
Register 55h

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE 55 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| MAP_Ch5678_to_OUT8B |  |  |  |  |  |  |  |

## Bit D15 ENABLE 55

This bit enables bits $D[7: 0]$ of register 55 h.
Bits $\mathrm{D}[14: 8] \quad$ Must write ' 0 '
Bits D[7:4] MAP_Ch5678_to_OUT8A
These bits set the OUT8A pin pair to the channel data mapping selection.
Bits D[3:0] MAP_Ch5678_to_OUT8B
These bits set the OUT8B pin pair to the channel data mapping selection.

## Custom Coefficient Registers

## Registers 5Ah to 65h ${ }^{(1)}$

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left.\begin{array}{\|ccccccc\|}\hline \begin{array}{c}\text { EN_CUSTOM_ } \\ \text { FILT_CH1 }\end{array} & 0 & 0 & 0 & & \text { COEFFn_SET_CH1[11:0] } & \\ \hline \text { D7 } & \text { D6 } & \text { D5 } & \text { D4 } & \text { D3 } & \text { D2 } & \text { D1 }\end{array}\right]$ D0 |  |  |  |  |  |  |  |

(1) $\mathrm{n}=0$ to 11 .

These registers are the custom coefficient registers for channel 1.

## Bit D15 EN_CUSTOM_FILT_CH1

$0=$ Built-in coefficients are used
1 = Enables custom coefficients to be used

## Bits D[14:12] Must write ' 0 '

Bits D[11:0] COEFFn_SET_CH1[11:0]
These bits set the custom coefficient $n$ for the channel 1 digital filter.
Registers 66h to 71h ${ }^{(1)}$

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN_CUSTOM_ <br> FILT_CH2 | 0 | 0 | 0 |  | COEFFn_SET_CH2[11:0] |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

(1) $\mathrm{n}=0$ to 11 .

These registers are the custom coefficient registers for channel 2.

| Bit D15 | EN_CUSTOM_FILT_CH2 |
| :--- | :--- |
|  | $0=$ Built-in coefficients are used |
|  | $1=$ Enables custom coefficients to be used |
| Bits D[14:12] | Must write '0' |
| Bits D[11:0] | COEFFn_SET_CH2[11:0] |

These bits set the custom coefficient $n$ for the channel 2 digital filter.

Registers 72h to 7Dh ${ }^{(1)}$

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN_CUSTOM_ <br> FILT_CH3 | 0 | 0 | 0 |  | COEFFn_SET_CH3[11:0] |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

(1) $\mathrm{n}=0$ to 11 .

These registers are the custom coefficient registers for channel 3.

## Bit D15 EN_CUSTOM_FILT_CH3

$0=$ Built-in coefficients are used
1 = Enables custom coefficients to be used

## Bits D[14:12] Must write ' 0 '

Bits D[11:0] COEFFn_SET_CH3[11:0]
These bits set the custom coefficient $n$ for the channel 3 digital filter.
Registers 7Eh to 89h ${ }^{(1)}$

| D15 |
| :---: |
| EN_CUSTOM_ <br> FILT_CH4 |
| D7 14 |

(1) $\mathrm{n}=0$ to 11 .

These registers are the custom coefficient registers for channel 4.

## Bit D15 EN_CUSTOM_FILT_CH4

$0=$ Built-in coefficients are used 1 = Enables custom coefficients to be used
Bits D[14:12] Must write '0'
Bits D[11:0] COEFFn_SET_CH1[11:0]
These bits set the custom coefficient $n$ for the channel 4 digital filter.

## Registers 8Ah to $95 h^{(1)}$

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN_CUSTOM_ <br> FILT_CH5 | 0 | 0 | 0 |  | COEFFn_SET_CH5[11:0] |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

(1) $\mathrm{n}=0$ to 11 .

These registers are the custom coefficient registers for channel 5.

## Bit D15 EN_CUSTOM_FILT_CH5

0 = Built-in coefficients are used
1 = Enables custom coefficients to be used

## Bits D[14:12] Must write ' 0 '

Bits D[11:0] COEFFn_SET_CH5[11:0]
These bits set the custom coefficient $n$ for the channel 5 digital filter.

## Registers 96h to A1h ${ }^{(1)}$

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN_CUSTOM_ <br> FILT_CH6 | 0 | 0 | 0 |  | COEFFn_SET_CH6[11:0] |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

(1) $\mathrm{n}=0$ to 11 .

These registers are the custom coefficient registers for channel 6.

## Bit D15 EN_CUSTOM_FILT_CH6

$0=$ Built-in coefficients are used 1 = Enables custom coefficients to be used
Bits D[14:12] Must write ' 0 '
Bits D[11:0] COEFFn_SET_CH6[11:0]
These bits set the custom coefficient $n$ for the channel 6 digital filter.

Registers A2h to ADh ${ }^{(1)}$

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN_CUSTOM_ <br> FILT_CH7 | 0 | 0 | 0 |  | COEFFn_SET_CH7[11:0] |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

(1) $\mathrm{n}=0$ to 11 .

These registers are the custom coefficient registers for channel 7.

## Bit D15 EN_CUSTOM_FILT_CH7

$0=$ Built-in coefficients are used
1 = Enables custom coefficients to be used

## Bits D[14:12] Must write ' 0 '

Bits D[11:0] COEFFn_SET_CH7[11:0]
These bits set the custom coefficient $n$ for the channel 7 digital filter.
Registers AEh to B9h ${ }^{(1)}$

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN_CUSTOM_ <br> FILT_CH8 | 0 | 0 | 0 |  | COEFFn_SET_CH8[11:0] |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

(1) $\mathrm{n}=0$ to 11 .

These registers are the custom coefficient registers for channel 8.

## Bit D15 EN_CUSTOM_FILT_CH8

$0=$ Built-in coefficients are used 1 = Enables custom coefficients to be used
Bits D[14:12] Must write '0'
Bits D[11:0] COEFFn_SET_CH8[11:0]
These bits set the custom coefficient $n$ for the channel 8 digital filter.

## Register BEh

| D15 |
| :--- |
| EN_LVDS_ D14 D12 D11 D10 D9 <br> PROG      |
| D7 |

## Bit D15 This bit enables LVDS edge delay programmability.

Bits D[14:10] Must write ' 0 '
Bits $\mathrm{D}[9: 8] \quad$ Refer Table 22 for settings.
Bits $D[7: 5] \quad$ Refer Table 23 for settings.
Bits D[4:3] Refer Table 22 for settings.
Bits D[2:0] Refer Table 23 for settings.

## Register FOh

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN_EXT_REF | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

The EN_HIGH_ADDRS register bit (register 01h, bit D4) must be set to ' 1 ' to allow access to this register.

## Bit D15 EN_EXT_REF

0 = Internal reference mode (default)
1 = External reference mode enabled; apply the reference voltages on the REFT and REFB pins

## Bits D[14:0] Must write '0'

## APPLICATION INFORMATION

## THEORY OF OPERATION

The ADS5295 is a low-power, 8-channel, 12-bit analog-to-digital converter (ADC) with sample rates up to 100 MSPS that run off of a single $1.8-\mathrm{V}$ supply. All eight channels simultaneously sample the analog inputs at the input clock rising edge. The sampled signal is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. At every clock edge, the sample propagates through the pipeline, resulting in a data latency of 12 clock cycles.

## ANALOG INPUT

The analog input consists of a switched-capacitor-based, differential sample-and-hold architecture, as shown in Figure 46. This differential topology results in very good ac performance even for high input frequencies at high sampling rates. The INP and INM pins must be externally biased around a common-mode voltage of 0.95 V , available on the VCM pin. For a full-scale differential input, each input pin (INP, INN) must swing symmetrically between VCM +0.5 V and $\mathrm{VCM}-0.5 \mathrm{~V}$, resulting in a $2-\mathrm{V}_{\mathrm{PP}}$ differential input swing. The input sampling circuit has a high $3-\mathrm{dB}$ bandwidth that extends up to 500 MHz (measured from the input pins to the sampled voltage).


Figure 46. Analog Input Equivalent Circuit

## Drive Circuit Requirements

For optimum performance, the analog inputs must be driven differentially. This architecture improves the common-mode noise immunity and even-order harmonic rejection. A small resistor ( $5 \Omega$ to $10 \Omega$ ) in series with each input pin is recommended to damp out ringing caused by package parasitics. The drive circuits in Figure 47 and Figure 48 show an R-C filter across the analog input pins. The purpose of the filter is to absorb the glitches caused by the opening and closing of the sampling capacitors. Figure 49 and Figure 50 show the differential input resistance and capacitance across frequency.



Figure 49. ADC Differential Input Resistance ( $\mathrm{R}_{\mathrm{IN}}$ ) vs Frequency

Figure 48. AC-Coupled Drive Circuit



Figure 50. ADC Differential Input Capacitance ( $\mathrm{C}_{\text {IN }}$ ) vs Frequency

## Large- and Small-Signal Input Bandwidth

The small-signal bandwidth of the analog input circuit is high, approximately 500 MHz . When using an amplifier to drive the ADS5295, the total amplifier noise up to the small-signal bandwidth must be considered. The largesignal bandwidth of the device depends on the amplitude of the input signal. The ADS5295 supports a $2-V_{P P}$ amplitude for input signal frequencies up to 90 MHz . For higher frequencies, the amplitude of the input signal must be decreased proportionally. For example, at 180 MHz , the device supports a maximum $1-\mathrm{V}_{\mathrm{PP}}$ signal.

## CLOCK INPUT

The ADS5295 can operate with both single-ended (CMOS) and differential input clocks (such as sine wave, LVPECL, and LVDS). Operating with a low-jitter differential clock is recommended for good SNR performance, especially at input frequencies greater than 30 MHz . In the differential mode, the clock inputs are internally biased to a $0.95-\mathrm{V}$ common-mode voltage. While driving with an external LVPECL or LVDS driver, TI recommends ac-coupling the clock signals so that the clock pins are correctly biased to the common-mode voltage ( 0.95 V ). To operate using a single-ended clock, connect a CMOS clock source to CLKP and tie CLKN to GND. The device automatically detects the presence of a single-ended clock without requiring any configuration and disables the internal biasing. Typical clock termination schemes are shown in Figure 51, Figure 52, Figure 53, and Figure 54.


Figure 51. Differential Sine-Wave Clock Driving Circuit


Figure 53. Differential LVDS Clock Driving Circuit


Figure 52. Differential LVPECL Clock Driving Circuit


Figure 54. Single-Ended Clock Driving Circuit

## EXTERNAL REFERENCE MODE OF OPERATION

For normal operation, the device requires two reference voltages (REFT and REFB) that are generated internally by default, as shown in Figure 55. The value of the reference voltage determines the actual ADC full-scale input voltage, as shown in Equation 1:
Full-Scale Input Voltage $=2 \times\left(\mathrm{V}_{\text {REFT }}-\mathrm{V}_{\text {REFB }}\right)$


Figure 55. Reference Equivalent Circuit
Any error in the reference results in a deviation of the full-scale input range from its ideal value of $2.0 \mathrm{~V}_{\mathrm{PP}}$, as shown in Equation 2:
Error in Full-Scale Voltage $=2 x\left[\right.$ Error in $\left.\left(V_{\text {REFT }}-V_{\text {REFB }}\right)\right]$
The reference inaccuracy results in a gain error, which is defined as Equation 3:
Gain Error (\%) $=$ Error in Full-Scale Voltage $\times \frac{100}{\text { Ideal Full-Scale Voltage }}$

$$
\begin{equation*}
=2 x\left[E \text { rror in }\left(V_{\text {REFT }}-V_{\text {REFB }}\right)\right] \times \frac{100}{2.0} \tag{3}
\end{equation*}
$$

To minimize the gain error, the internal reference voltages are trimmed to an accuracy of $\pm 1.5 \%$ (or $\pm 30 \mathrm{mV}$ ). To obtain even lower gain error, the ADS5295 supports an external reference mode of operation. In this mode, the internal reference amplifiers are powered down and an external amplifier must force the reference voltages on the REFT and REFB pins. For example, this mode can be used to ensure that multiple ADS5295 chips in the system have nearly the same full-scale voltage.
To enable the external reference mode, set the register bits as shown in Table 8. These settings power down the internal reference amplifier and the two reference voltages can be forced directly on the REFT and REFB pins as $\mathrm{V}_{\text {REFT }}=1.45 \mathrm{~V}$ and $\mathrm{V}_{\text {REFB }}=0.45 \mathrm{~V}$.

Table 8. External Reference Function

| FUNCTION | EN_HIGH_ADDRS | EN_EXT_REF |
| :---: | :---: | :---: |
| External reference using the REFT, REFB pins | 1 | 1 |

Because the internal reference amplifiers are powered down, the accuracy of the full-scale voltage is determined by the accuracy of ( $\mathrm{V}_{\text {REFT }}-\mathrm{V}_{\text {REFB }}$ ), where $\mathrm{V}_{\text {REFT }}$ is the voltage forced on REFT and $\mathrm{V}_{\text {REFB }}$ is the voltage forced on REFB.
Note that although the nominal value of $\left(\mathrm{V}_{\text {REFT }}-\mathrm{V}_{\text {REFB }}\right)=1.0 \mathrm{~V}$, ensure that:
$\left[\left(V_{\text {REFT }}+V_{\text {REFB }}\right) / 2=0.950 \mathrm{~V} \pm 50 \mathrm{mV}\right]$.

Figure 56 shows an example of driving the reference pins. The $1-\mu \mathrm{F}$ bypass capacitor helps provide the switching current drawn by the REFT and REFB pins. The external amplifier must provide an average current of 5 mA or less at 100 MSPS. The performance in the external reference mode depends on the sampling speed. At low sampling speeds ( 20 MSPS ), the performance is the same as that of an internal reference. At higher speeds, the performance degrades because of the effect of the parasitic bond-wire inductance of the REF pins. Figure 57 highlights the difference in SNR between the external and internal reference modes.


Figure 56. Driving Reference Inputs in External Reference Mode


Figure 57. SNR in Internal and External Reference Mode

## LOW-FREQUENCY NOISE SUPPRESSION

The low-frequency noise suppression (LFNS) mode is particularly useful in applications where good noise performance is desired in the low-frequency band of dc to 1 MHz . By setting this mode, the low-frequency noise spectrum band around dc is shifted to a similar band around $\mathrm{f}_{\mathrm{S}} / 2$ (or the Nyquist frequency). As a result, the noise spectrum from dc to approximately 1 MHz improves significantly, as shown in Figure 58, Figure 59, and Figure 60.
This function can be selectively enabled in each channel using the LFNS_CH register bits. Figure 58, Figure 59, and Figure 60 show the effect of this mode on the spectrum.


Figure 58. Full-Scale Input Amplitude


Figure 59. Spectrum (Zoomed) From DC to 1 MHz


Figure 60. Spectrum (Zoomed) in 1-MHz Band from 49 MHz to $50 \mathbf{~ M H z}$ ( $\mathrm{f}_{\mathrm{S}}=\mathbf{1 0 0} \mathbf{~ M S P S}$ )

## DIGITAL PROCESSING BLOCKS

The ADS5295 integrates a set of commonly-used digital functions that can be used to ease system design. These functions are shown in Figure 61 and are described in the following sections.


Figure 61. Digital Processing Block Diagram

## Digital Gain

The ADS5295 includes programmable digital gain settings from 0 dB to 12 dB in $1-\mathrm{dB}$ steps. The benefit of digital gain is obtaining improved SFDR performance. However, SFDR improvement is achieved at the expense of SNR; for each gain setting, SNR degrades by approximately 1 dB . Therefore, the gain can be used to trade-off between SFDR and SNR.
For each gain setting, the supported analog input full-scale range scales proportionally, as shown in Table 9. After reset, the device comes up in $0-\mathrm{dB}$ gain mode. To use other gain settings, program the GAIN_CH[3:0] register bits.

Table 9. Analog Full-Scale Range Across Gains

| GAIN_CH[3:0] | DIGITAL GAIN (dB) | ANALOG FULL-SCALE INPUT (VPP) |
| :---: | :---: | :---: |
| 0000 | 0 | 2 |
| 0001 | 1 | 1.78 |
| 0010 | 2 | 1.59 |
| 0011 | 3 | 1.42 |
| 0100 | 4 | 1.26 |
| 0101 | 5 | 1.12 |
| 0110 | 6 | 1 |
| 0111 | 7 | 0.89 |
| 1000 | 8 | 0.8 |
| 1001 | 9 | 0.71 |
| 1010 | 10 | 0.63 |
| 1011 | 11 | 0.56 |
| 1100 | 12 | 0.5 |
| Other combinations | Do not use | - |

## Digital Filter

The digital processing block includes the option to filter and decimate the ADC data outputs digitally. Various filters and decimation rates are supported: decimation rates of 2,4 , and 8 , and low-pass, high-pass, and bandpass filters are available.
The filters are internally implemented as 24 -tap symmetric finite impulse response (FIR) filters (even-tap) using the predefined coefficients of Equation 4:
$y(n)=$

$$
\begin{equation*}
\left[\frac{1}{2^{11}}\right] \times[h 0 \cdot x(n)+h 1 \cdot x(n-1)+h 2 \cdot x(n-2)+\ldots+h 11 \cdot x(n-11)+h 12 \cdot x(n-12)+\ldots+h 1 \cdot x(n-22)+h 0 \cdot x(n-23)] \tag{4}
\end{equation*}
$$

Alternatively, some filters can be configured as 23 -tap symmetric FIR filters (odd-tap), as described in Equation 5:
$y(n)=$

$$
\begin{equation*}
\left[\frac{1}{2^{11}}\right] \times[h 0 \cdot x(n)+h 1 \cdot x(n-1)+h 2 \cdot x(n-2)+\ldots+h 10 \cdot x(n-10)+h 11 \cdot x(n-11)+h 10 \cdot x(n-12)+\ldots+h 1 \cdot x(n-21)+h 0 \cdot x(n-22)] \tag{5}
\end{equation*}
$$

In Equation 4 and Equation 5, h0 through h11 are 12-bit, signed, twos complement representations of the coefficients $(-2048$ to +2047$) . x(n)$ is the filter input data sequence and $y(n)$ is the filter output sequence.

Details of the registers used for configuring the digital filters are described in the digital filter registers (registers 29h, 2Eh, 2Fh, 30h, 31h, and 38h) and Table 10. Table 10 gives a summary of the register bits to be used for each filter type.

Table 10. Digital Filters

| DECIMATION | TYPE OF FILTER | DATA RATE | DEC_RATE $\mathrm{CHn}^{(1)}$ | $\begin{aligned} & \text { FILTER_- } \\ & \text { TYPE_CHn } \end{aligned}$ | $\begin{aligned} & \text { ODD_-_ } \\ & \text { TAP_CH } \end{aligned}$ | $\begin{aligned} & \text { USE } \\ & \text { FILTER } \\ & \text { CHn } \end{aligned}$ | $\begin{aligned} & \text { EN_ } \\ & \text { CUSTOM- } \\ & \text { FILT_CH } \end{aligned}$ | $\begin{gathered} \text { EN_DIG_ } \\ \text { FILTER } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Decimate-by-2 | Built-in, low-pass, odd-tap filter (pass band $=0$ to $f_{S} / 4$ ) | 01 | 000 | 000 | 1 | 1 | 0 | 1 |
|  | Built-in, high-pass, odd-tap filter (pass band $=0$ to $f_{S} / 4$ ) | 01 | 000 | 001 | 1 | 1 | 0 | 1 |
| Decimate-by-4 | Built-in, low-pass, even-tap filter (pass band $=0$ to $f_{S} / 8$ ) | 10 | 001 | 010 | 0 | 1 | 0 | 1 |
|  | Built-in, first band pass, even-tap filter (pass band $=\mathrm{f}_{\mathrm{S}} / 8$ to $\mathrm{f}_{\mathrm{S}} / 4$ ) | 10 | 001 | 011 | 0 | 1 | 0 | 1 |
|  | Built-in, second band pass, even-tap filter (pass band $=f_{S} / 4$ to $3 f_{S} / 8$ ) | 10 | 001 | 100 | 0 | 1 | 0 | 1 |
|  | Built-in, high-pass, odd-tap filter (pass band $=3 \mathrm{f}_{\mathrm{S}} / 8$ to $\mathrm{f}_{\mathrm{S}} / 2$ ) | 10 | 001 | 101 | 1 | 1 | 0 | 1 |
| Decimate-by-2 | Custom filter (user-programmable coefficients) | 01 | 000 | 000 | 0 or 1 | 1 | 1 | 1 |
| Decimate-by-4 | Custom filter (user-programmable coefficients) | 10 | 001 | 000 | 0 or 1 | 1 | 1 | 1 |
| Decimate-by-8 | Custom filter (user-programmable coefficients) | 11 | 100 | 000 | 0 or 1 | 1 | 1 | 1 |
| 12-tap filter without decimation | Custom filter (user-programmable coefficients) | 00 | 011 | 000 | 0 | 1 | 1 | 1 |

(1) The DEC_RATE_CHn value must be the same for all channels.

## Predefined Coefficients

The built-in filter types (low pass, high pass, and band pass) use predefined coefficients. The frequency response of the built-in filters is shown in Figure 62 and Figure 63.


Figure 62. Filter Response (Decimate-by-2)


Figure 63. Filter Response (Decimate-by-4)

The predefined coefficients for the decimate-by-2 and decimate-by-4 filters are listed in Table 11 and Table 12, respectively.

Table 11. Predefined Coefficients for Decimate-by-2 Filters

| COEFFICIENTS | DECIMATE-BY-2 |  |
| :---: | :---: | :---: |
|  | LOW-PASS FILTER | HIGH-PASS FILTER |
| h 0 | 3 | -22 |
| h 1 | 0 | -65 |
| h 2 | 5 | -52 |
| h 3 | 1 | 30 |
| h 4 | -27 | 66 |
| h 5 | -2 | -35 |
| h 6 | 73 | -107 |
| h 7 | 3 | 38 |
| h 8 | -178 | 202 |
| h 9 | -4 | -41 |
| h 10 | 636 | -644 |
| h 11 | 1024 | 1061 |

Table 12. Predefined Coefficients for Decimate-by-4 Filters

| COEFFICIENTS | DECIMATE-BY-4 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | LOW-PASS FILTER | 1st BAND-PASS FILTER | 2nd BAND-PASS FILTER | HIGH-PASS FILTER |
| h0 | -17 | -7 | -34 |  |
| h1 | -50 | 19 | -34 | 40 |
| h2 | 71 | -47 | -101 | -15 |
| h3 | 46 | 127 | 43 | -95 |
| h4 | 24 | 73 | 58 | 22 |
| h5 | -42 | 0 | -28 | -8 |
| h6 | -100 | 86 | -5 | -81 |
| h7 | -97 | 8 | -117 | -179 |
| h9 | 202 | -464 | 294 |  |
| h10 | 414 | -113 | -96 |  |
| h11 | 554 | 526 | -563 |  |
|  |  |  | 352 |  |

## Custom Filter Coefficients

In addition to the built-in filters described in the Predefined Coefficients section, customers also have the option of using their own custom, 12-bit, signed coefficients. Because of the symmetric FIR implementation of the filters, only 12 coefficients can be specified with the configuration of Equation 4 or Equation 5. These coefficients (h0 to h11) must be configured in the custom coefficient registers as shown in Equation 6:
Register Content $=12$-Bit Signed Representation of (Real Coefficient Value $\times 2^{11}$ )
The 12 custom coefficients must be loaded into 12 separate registers for each channel (refer to the custom coefficient registers, 5Ah to B9h). The MSB bit of each coefficient register determines whether the built-in filters or custom filters are used. If the EN_CUSTOM_FILT MSB bit is reset to ' 0 ', then the built-in filter coefficients are used. Otherwise, the custom coefficients are used.

## Custom Filter without Decimation

Another mode is available that enables the use of the digital filter without decimation. In this mode, the filter behaves similar to a 12-tap symmetric FIR filter, as shown in Equation 7:
$y(n)=$

$$
\left.\begin{array}{rl}
{\left[\frac{1}{2^{11}}\right.}
\end{array}\right) \times[h 6 \cdot x(n)+h 7 \cdot x(n-1)+h 8 \cdot x(n-2)+h 9 \cdot x(n-3)+h 10 \cdot x(n-4)+h 11 \cdot x(n-5)+\}
$$

In Equation 7, h6 through h11 are 12-bit, signed, twos complement representations of the coefficients ( -2048 to $+2047)$. $x(n)$ is the filter input data sequence and $y(n)$ is the filter output sequence.
In this mode, because the filter is implemented as a 12-tap symmetric FIR, only six custom coefficients must be specified and loaded in registers h6 to h11 (refer to the custom coefficient registers, 5Ah to B9h). To enable this mode, use the register setting specified in bit 15 of registers AEh to B9h.

## Digital High-Pass Filter

In addition to the 12 tap filters described previously, the digital processing block also includes a separate highpass filter for each channel. The high-pass corner frequency can be programmed using bits $\mathrm{D}[14: 10]$ in register 2Eh.

## Digital Averaging

The ADS5295 includes an averaging function where the ADC digital data from two (or four) channels can be averaged. The averaged data are output on specific LVDS channels. Table 13 shows the combinations of the input channels that can be averaged and the LVDS channels on which the averaged data are available.

Table 13. Using Channel Averaging

| AVERAGED CHANNELS | OUTPUT WHERE AVERAGED DATA ARE AVAILABLE AT | REGISTER SETTINGS |
| :---: | :---: | :---: |
| 1, 2 | OUT1A, OUT1B | Set AVG_OUT1 = 10 and EN_CHANNEL_AVG = 1 |
| 1, 2 | OUT3A, OUT3B | Set AVG_OUT3 = 11 and EN_CHANNEL_AVG = 1 |
| 3, 4 | OUT4A, OUT4B | Set AVG_OUT4 = 10 and EN_CHANNEL_AVG = 1 |
| 3, 4 | OUT2A, OUT2B | Set AVG_OUT2 = 11 and EN_CHANNEL_AVG = 1 |
| 1, 2, 3, 4 | OUT1A, OUT1B | Set AVG_OUT1 = 11 and EN_CHANNEL_AVG = 1 |
| 1, 2, 3, 4 | OUT4A, OUT4B | Set AVG_OUT4 = 11 and EN_CHANNEL_AVG = 1 |
| 5,6 | OUT5A, OUT5B | Set AVG_OUT5 = 10 and EN_CHANNEL_AVG = 1 |
| 5, 6 | OUT7A, OUT7B | Set AVG_OUT7 = 11 and EN_CHANNEL_AVG = 1 |
| 7, 8 | OUT8A, OUT8B | Set AVG_OUT8 = 10 and EN_CHANNEL_AVG = 1 |
| 7, 8 | OUT6A, OUT6B | Set AVG_OUT6 = 11 and EN_CHANNEL_AVG = 1 |
| 5, 6, 7, 8 | OUT5A, OUT5B | Set AVG_OUT5 = 11 and EN_CHANNEL_AVG = 1 |
| 5, 6, 7, 8 | OUT8A, OUT8B | Set AVG_OUT8 = 11 and EN_CHANNEL_AVG = 1 |

## Performance with Digital Processing Blocks

In applications where higher SNR performance is desired, digital processing blocks (such as averaging and decimation filters) can be used advantageously to achieve this. Table 14 shows the improvement in SNR that can be achieved compared to the default value, using these modes.

Table 14. SNR Improvement Using Digital Processing

| MODE ${ }^{(1)}$ | TYPICAL SNR (dB) | (2) |
| :--- | :---: | :---: | | TYPICAL IMPROVEMENT IN |
| :---: |
| SNR (dB) |

(1) Custom coefficients are used for the decimate-by-8 filter.
(2) In all these modes (except the default one), $14 x$ serialization is used to capture data.

## PROGRAMMABLE MAPPING BETWEEN INPUT CHANNELS AND OUTPUT PINS

The ADS5295 has 16 pairs of LVDS channel outputs. The mapping of ADC channels to LVDS output channels is programmable to allow for flexibility in board layout. The control register mapping is shown in Table 15. The 16 LVDS channel outputs are split into two groups of eight LVDS pairs. Within each group, four ADC input channels can be multiplexed to the eight LVDS pairs, depending on the mode of operation (one-wire mode or two-wire mode).

Table 15. Mapping Control Registers

| ADDRESS (Hex) | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | NAME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 50 | 1 |  |  |  |  |  |  |  |  |  |  |  | X | X | X | X | MAP_CH1234_TO_OUT1A |
|  | 1 |  |  |  |  |  |  |  | X | X | X | x |  |  |  |  | MAP_CH1234_TO_OUT1B |
|  | 1 |  |  |  | X | X | X | X |  |  |  |  |  |  |  |  | MAP_CH1234_TO_OUT2A |
| 51 | 1 |  |  |  |  |  |  |  |  |  |  |  | X | x | x | X | MAP_CH1234_TO_OUT2B |
|  | 1 |  |  |  |  |  |  |  | X | x | X | x |  |  |  |  | MAP_CH1234_TO_OUT3A |
|  | 1 |  |  |  | X | X | X | X |  |  |  |  |  |  |  |  | MAP_CH1234_TO_OUT3B |
| 52 | 1 |  |  |  |  |  |  |  |  |  |  |  | X | X | X | X | MAP_CH1234_TO_OUT4A |
|  | 1 |  |  |  |  |  |  |  | X | x | X | x |  |  |  |  | MAP_CH1234_TO_OUT4B |
| 53 | 1 |  |  |  |  |  |  |  |  |  |  |  | X | X | X | X | MAP_CH5678_TO_OUT5B |
|  | 1 |  |  |  |  |  |  |  | X | X | X | X |  |  |  |  | MAP_CH5678_TO_OUT5A |
|  | 1 |  |  |  | X | X | X | X |  |  |  |  |  |  |  |  | MAP_CH5678_TO_OUT6B |
| 54 | 1 |  |  |  |  |  |  |  |  |  |  |  | X | X | X | X | MAP_CH5678_TO_OUT6A |
|  | 1 |  |  |  |  |  |  |  | X | x | X | X |  |  |  |  | MAP_CH5678_TO_OUT7B |
|  | 1 |  |  |  | X | X | X | X |  |  |  |  |  |  |  |  | MAP_CH5678_TO_OUT7A |
| 55 | 1 |  |  |  |  |  |  |  |  |  |  |  | x | X | X | x | MAP_CH5678_TO_OUT8B |
|  | 1 |  |  |  |  |  |  |  | X | x | X | X |  |  |  |  | MAP_CH5678_TO_OUT8A |

Input channels 1 to 4 can be mapped to any LVDS output (OUT1A, OUT1B to OUT4A, OUT4B) using the MAP_CH1234_TO_OUTnA, MAP_CH1234_TO_OUTnB bits, as shown in Table 16.

Table 16. Multiplexing IN1 to IN4

| MAP_CH1234_TO_OUTN[3:0] $^{(1)}$ | MAPPING | USED IN ONE-WIRE MODE? | USED IN TWO-WIRE MODE? |
| :---: | :--- | :---: | :---: |
| 0000 | ADC input channel IN1 to OUTn | Y | Y (LSB byte) |
| 0001 | ADC input channel IN1 to OUTn <br> (two-wire only) | N | Y (MSB byte) |
| 0010 | ADC input channel IN2 to OUTn | Y | Y (LSB byte) |
| 0011 | ADC input channel IN2 to OUTn <br> (two-wire only) | N | Y (MSB byte) |
| 0100 | ADC input channel IN3 to OUTn | Y | Y (LSB byte) |
| 0101 | ADC input channel IN3 to OUTn <br> (two-wire only) | N | Y (MSB byte) |
| 0110 | ADC input channel IN4 to OUTn | Y | Y (LSB byte) |
| 0111 | ADC input channel IN4 to OUTn <br> (two-wire only) | N | Y (MSB byte) |
| 1 lxx | LVDS output buffer OUTn <br> powered down | - | - |

(1) $n=1 \mathrm{~A}, 1 \mathrm{~B}, 2 \mathrm{~A}, 2 \mathrm{~B}, 3 \mathrm{~A}, 3 \mathrm{~B}, 4 \mathrm{~A}$, or 4 B .

Similarly, input channels 5 to 8 can be mapped to any LVDS output (OUT5A, OUT5B to OUT8A, OUT8B) using the MAP_CH5678_TO_OUTnA, MAP_CH5678_TO_OUTnB bits, as shown in Table 17. Both multiplexing options are controlled by registers 50 h to 55 h . Channel mapping block diagrams for one-wire mode and two-wire mode are illustrated in Figure 64 and Figure 65, respectively.

Table 17. Multiplexing IN5 to IN8

| MAP_CH5678_TO_OUTN[3:0] ${ }^{(1)}$ | MAPPING | USED IN ONE-WIRE MODE? | USED IN TWO-WIRE MODE? |
| :---: | :--- | :---: | :---: |
| 0000 | ADC input channel IN8 to OUTn | Y | Y (LSB byte) |
| 0001 | ADC input channel IN8 to OUTn <br> (two-wire only) | N | Y (MSB byte) |
| 0010 | ADC input channel IN7 to OUTn | Y | Y (LSB byte) |
| 0011 | ADC input channel IN7 to OUTn <br> (two-wire only) | N | Y (MSB byte) |
| 0100 | ADC input channel IN6 to OUTn | Y | Y (LSB byte) |
| 0101 | ADC input channel IN6 to OUTn <br> (two-wire only) | N | Y (MSB byte) |
| 0110 | ADC input channel IN5 to OUTn | Y | Y (LSB byte) |
| 0111 | ADC input channel IN5 to OUTn <br> (two-wire only) | N | Y (MSB byte) |
| 1 xxx | LVDS output buffer OUTn <br> powered down | - | - |

(1) $n=5 A, 5 B, 6 A, 6 B, 7 A, 7 B, 8 A$, or $8 B$.

(1) For channels 1 to $4, n=1 A, 1 B, 2 A, 2 B, 3 A, 3 B, 4 A$, and $4 B$. For channels 5 to $8, n=5 A, 5 B, 6 A, 6 B, 7 A, 7 B$, $8 A$, and $8 B$.

Figure 64. One-Wire Channel Mapping Mode

(1) For channels 1 to $4, n=1 A, 1 B, 2 A, 2 B, 3 A, 3 B, 4 A$, and $4 B$. For channels 5 to $8, n=5 A, 5 B, 6 A, 6 B, 7 A, 7 B, 8 A$, and $8 B$.

Figure 65. Two-Wire Channel Mapping Mode

The default mapping for the one-wire and two-wire modes is shown in Table 18 and Table 19, respectfully.
Table 18. Mapping for One-Wire Mode

| ANALOG INPUT CHANNEL | LVDS OUTPUT $^{(1)}$ |
| :---: | :---: |
| Channel IN1 | OUT1A |
| Channel IN2 | OUT2A |
| Channel IN3 | OUT3A |
| Channel IN4 | OUT4A |
| Channel IN5 | OUT5A |
| Channel IN6 | OUT6A |
| Channel IN7 | OUT7A |
| Channel IN8 | OUT8A |

(1) ADC data are only available on OUTnA with default register settings.

Table 19. Mapping for Two-Wire Mode

| ANALOG INPUT CHANNEL | LVDS OUTPUT $^{(1)}$ |
| :---: | :---: |
| Channel IN1 | OUT1A, OUT1B |
| Channel IN2 | OUT2A, OUT2B |
| Channel IN3 | OUT3A, OUT3B |
| Channel IN4 | OUT4A, OUT4B |
| Channel IN5 | OUT5A, OUT5B |
| Channel IN6 | OUT6A, OUT6B |
| Channel IN7 | OUT7A, OUT7B |
| Channel IN8 | OUT8A, OUT8B |

(1) ADC data are available on both OUTnA and OUTnB.

## SYNCHRONIZATION USING THE SYNC PIN

The SYNC pin can be used to synchronize the data output from channels within the same chip or from channels across multiple chips when decimation filters are used with a reduced output data rate. When decimation filters are used (if the decimate-by-2 filter is enabled, for example), then effectively, the device outputs one digital code for every two analog input samples. If the SYNC pulse is not used, then the filters are not synchronized (even within a chip). When the filters are not synchronized, one channel may be transmitting codes corresponding to input samples $\mathrm{N}, \mathrm{N}+1$, and so on, while another channel may be transmitting codes corresponding to $\mathrm{N}+1, \mathrm{~N}+2$, and so on.
To achieve synchronization across multiple chips, the SYNC pulse must arrive at all ADS5295 chips at the same time (as shown in Figure 66). The ADS5295 generates an internal synchronization signal that resets the internal clock dividers used by the decimation filter. Using the SYNC signal in this way ensures that all channels output digital codes corresponding to the same set of input samples.
Synchronizing the filters using the SYNC pin is enabled by default. No register bits are required to be written. The TP_HARD_SYNC register bit must be reset to '0' for this mode to function properly. As shown in Figure 66, the SY $\bar{N} C$ rising edge can be positioned anywhere within the window. SYNC width must be at least one clock cycle.
In addition, SYNC can also be used to synchronize the RAMP test patterns across channels. In order to synchronize the test patterns, TP_HARD_SYNC must be set to '1'. Setting TP_HARD_SYNC to '1' actually disables the sync of the filters.


Figure 66. SYNC Timing Diagram

## Synchronizing ADC Sampling Instants

Note that SYNC does not and cannot be used to synchronize the ADC sampling instants across chips. All channels within a single chip sample the analog inputs simultaneously. To ensure that channels across two chips sample the analog inputs simultaneously, the input clock must be routed to both chips with an identical length. This layout ensures that the input clocks arrive at both chips at the same time. Therefore, the SYNC pin cannot be used to synchronize the sampling instants because the input clock routing must be implemented during board design.

## DIGITAL OUTPUT INTERFACE

## SERIAL LVDS INTERFACE

The ADS5295 offers several flexible output options, making the device easy to interface to an application-specific integrated circuit (ASIC) or a field-programmable gate array (FPGA). Each option can be easily programmed using the serial interface. A summary of all available options is listed in Table 20 along with the default values after power-up and reset. Following Table 20, each option is described in detail. Table 21 lists the two-wire register settings for the LVDS interface.

Table 20. Summary of Output Interface Options

| FEATURE | OPTIONS | AVAILABLE IN: |  | DEFAULT AFTER POWER-UP AND RESET | BRIEF DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ONEWIRE | TWOWIRE |  |  |
| Wire interface | One- and two-wire | N | N | One-wire | One-wire: ADC data are sent serially over one pair of LVDS pins. <br> Two-wire: ADC data are split and sent serially over two pairs of LVDS pins. |
| Serialization factor | 12x | Y | Y | 12x |  |
|  | 10x | Y | Y | 12x |  |
|  | 14 x | Y | Y |  | To be used with digital processing functions, such as averaging and decimation filers. |
|  | 16x | Y | N |  | To be used with digital processing functions, such as averaging and decimation filers. |
| DDR bit clock frequency | $6 \mathrm{x}, 5 \mathrm{x}, 7 \mathrm{x}, 8 \mathrm{x}$ | Y | N | 6 x | Only available with one-wire interface for 12x, 10x, $14 x$, and $16 x$ serialization factors, respectively. |
|  | $3 x, 2.5 x, 3.5 x, 4 x$ | N | Y | 6 x | Only available with two-wire interface for $12 x, 10 x$, $14 x$, and $16 x$ serialization factors, respectively. |
| Frame clock frequency | 1 x sample rate | Y | N | 1x |  |
|  | 1/2x sample rate | N | Y | 1x |  |
| Bit sequence | Byte-wise | N | Y | Byte-wise | Only available with the two-wire interface. Byte-wise: the ADC data are split into upper and lower bytes that are output on separate wires. |
|  | Bit-wise | N | Y | Byte-wise | Only available with the two-wire interface. Bit-wise: the ADC data are split into even and odd bits that are output on separate wires. |
|  | Word-wise | N | Y | Byte-wise | Only available with the two-wire interface. Word-wise: successive ADC data samples are sent over separate wires. |

Table 21. Register Settings for Two-wire LVDS Interface

| D15 (EN_WORD_BIT_WISE) | D8 (EN_BIT_WISE) | D[7:0] <br> (EN_WORDWISE_BY_CH) | LVDS OUTPUT |
| :---: | :---: | :---: | :---: |
| 0 | X | X | Byte-wise mode |
| 1 | X | 1 | Word-wise mode |
| 1 | 1 | 0 | Bit-wise mode |

## One-Wire, 12x Serialization with DDR Bit Clock and 1x Frame Clock

The 12-bit ADC data are serialized and output over one LVDS pair per channel along with a $6 x$ bit clock and a 1 x frame clock, as shown in Figure 67. The output data rate is a $12 x$ sample rate; therefore, it is suited for low sample rates.

$$
\begin{array}{r}
\text { Input Clock } \\
\text { (CLK Frequency } \left.=\mathrm{f}_{\mathrm{S}}\right)
\end{array}
$$


(1) The upper data bit is the MSB-first mode data bit and the lower data bit is the LSB-first mode data bit.

Figure 67. LVDS Output Interface Timing Diagram (One-Wire, 12x Serialization)
One-Wire, 10x Serialization with DDR Bit Clock and 1x Frame Clock
The 10 upper bits of the 12-bit ADC data are serialized and output over one LVDS pair per channel along with a $5 x$ bit clock and a 1 x frame clock, as shown in Figure 68. The output data rate is a 10 x sample rate; therefore, it is suited for low sample rates, typically up to 65 MSPS.

(1) The upper data bit is the MSB-first mode data bit and the lower data bit is the LSB-first mode data bit.

Figure 68. LVDS Output Interface Timing Diagram (One-Wire, 10x Serialization)

## Two-Wire, 12x Serialization with DDR Bit Clock and 1/2x Frame Clock

The 12-bit ADC data are serialized and output over two LVDS pairs per channel, as shown in Figure 69 and Figure 70 . The output data rate is a $12 x$ sample rate with a $3 x$ bit clock and a $1 / 2 x$ frame clock. This interface can be used up to the maximum sample rate of the device because the output data rate is half of the data rate in the one-wire case.

(1) The upper data bit is the MSB-first mode data bit and the lower data bit is the LSB-first mode data bit.
(2) Shaded cells correspond to $\mathrm{N}+1$ samples. Unshaded cells correspond to N samples.

Figure 69. LVDS Output Interface Timing Diagram (Two-Wire, 12x Serialization, Byte-Wise and Bit-Wise Modes)


Figure 70. LVDS Output Interface Timing Diagram (Two-Wire, 12x Serialization, Word-Wise Mode)

## Two-Wire, 10x Serialization with DDR Bit Clock and 1/2x Frame Clock

The 10 upper bits of the 12-bit ADC data are serialized and output over two LVDS pairs per channel, as shown in Figure 71 . The output data rate is a $5 x$ sample rate per wire with a $2.5 x$ bit clock and a $1 / 2 x$ frame clock. This interface can be used up to the maximum sample rate of the device because the output data rate is half of the data rate in the one-wire case.

(1) The upper data bit is the MSB-first mode data bit and the lower data bit is the LSB-first mode data bit.
(2) Shaded cells correspond to $\mathrm{N}+1$ samples. Unshaded cells correspond to N samples.

Figure 71. LVDS Output Interface Timing Diagram (Two-Wire, 10x Serialization)
When digital signal processing functions are used, the 14 x and 16 x serialization modes can also be used. These modes are:

- One-wire, $14 x$ and $16 x$ serialization with DDR bit clock and $1 x$ frame clock mode, and
- Two-wire, $14 x$ with DDR bit clock and $1 / 2 x$ frame clock mode.


## PROGRAMMABLE LCLK PHASE

The ADS5295 enables the edge of the output bit clock (LCLK) to be programmed with the PHASE_DDR register bits. The default value of PHASE_DDR after reset is '10'. The default phase is shown in Figure 72.


PHASE_DDR[1:0] = 10
Figure 72. Default LCLK Phase
The phase can also be changed by changing the value of the PHASE_DDR[1:0] bits, as shown in Figure 73.


Figure 73. Programmable LCLK Phases

InSTRUMENTS

## PROGRAMMABLE LVDS OUTPUT CLOCK AND DATA EDGES

The ADS5295 enables the edges of the output data and output bit clock to be programmed with the DELAY_DATA and DELAY_LCLK register bits.
Figure 74 details the timing of the output data and clock edge movements.Table 22 and Table 23 show the register settings and corresponding delay values for the data and clock edge movements.


LCLKN


Figure 74. LVDS Interface Output Data and Clock Edge Movement
Table 22. LVDS Interface Output Data Delay Settings ${ }^{(1)}$

| DELAY_DATA_R[1:0] |  | DATA DELAY, RISING CLOCK <br> EDGE <br> $\mathbf{t}_{\mathbf{D R}}$, Typical (ps) | DELAY_DATA_F[1:0] |  | DATA DELAY, FALLING CLOCK <br> EDGE <br> $\mathbf{t}_{\mathbf{D F}}$ Typical (ps) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 33 | 0 | 1 | 33 |
| 1 | 0 | 72 | 1 | 0 | 72 |
| 1 | 1 | 120 | 1 | 1 | 120 |

(1) Delay settings are the same for both $10 x$ and $12 x$ serialization modes.

Table 23. LVDS Interface Output Clock Delay Settings ${ }^{(1)}$

| DELAY_LCLK_R[2:0] |  | CLOCK RISING EDGE DELAY <br> $\mathbf{t}_{\text {CR, }}$, Typical (ps) | DELAY_LCLK_F[2:0] |  | CLOCK FALLING EDGE DELAY <br> tcF, Typical (ps) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 33 | 0 | 0 | 1 | 33 |
| 0 | 1 | 0 | 72 | 0 | 1 | 0 | 72 |
| 0 | 1 | 1 | 120 | 0 | 1 | 1 | 120 |
| 1 | 0 | 0 | 106 | 1 | 0 | 0 | 106 |
| 1 | 0 | 1 | 159 | 1 | 0 | 1 | 159 |
| 1 | 1 | 0 | 202 | 1 | 1 | 0 | 202 |
| 1 | 1 | 1 | 244 | 1 | 1 | 1 | 244 |

(1) Delay settings are the same for both $10 x$ and $12 x$ serialization modes.

## LVDS OUTPUT DATA AND CLOCK BUFFERS

The equivalent circuit of each LVDS output buffer is shown in Figure 75. After reset, the buffer presents an output impedance of $100 \Omega$ to match with the external $100-\Omega$ termination.
The $V_{\text {DIFF }}$ voltage is nominally 350 mV , resulting in an output swing of $\pm 350 \mathrm{mV}$ with a $100-\Omega$ external termination. The buffer output impedance behaves in the same way as a source-side series termination. By absorbing reflections from the receiver end, this impedance helps improve signal integrity.

(1) $\mathrm{R}_{\text {OUT }}=100 \Omega$.

Figure 75. LVDS Buffer Equivalent Circuit

## OUTPUT DATA FORMAT

Two output data formats are supported: twos complement and offset binary. These formats can be selected by the BTC_MODE serial interface register bit. In the event of an input voltage overdrive, the digital outputs go to the appropriate full-scale level. For a positive overload, the 12-bit output data ( $\mathrm{D}[11: 0]$ ) is FFFh in offset binary output format and 7FFh in twos complement output format. For a negative input overload, the output data is 000 h in offset binary output format and 800h in twos complement output format.

## BOARD DESIGN CONSIDERATIONS

## Grounding

A single ground plane is sufficient to give good performance, provided the analog, digital, and clock sections of the board are cleanly partitioned. See the EVM User Guide (ADS5295, 8-Channel ADC Evaluation Module, SLAU442) for details on layout and grounding.

## Supply Decoupling

Minimal external decoupling can be used without loss in performance because the ADS5295 already includes internal decoupling. Note that decoupling capacitors can help filter external power-supply noise; thus, the optimum number of capacitors would depend on the actual application. The decoupling capacitors should be placed very close to the converter supply pins.

## Exposed Pad

In addition to providing a path for heat dissipation, the pad is also electrically connected to the digital ground internally. Therefore, the exposed pad must be soldered to the ground plane for best thermal and electrical performance.

## DEFINITION OF SPECIFICATIONS

Analog Bandwidth: The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low-frequency value.
Aperture Delay: The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay is different across channels. The maximum variation is specified as aperture delay variation (channel-to-channel).
Aperture Uncertainty (jitter): The sample-to-sample variation in aperture delay.
Clock Pulse Width (duty cycle): The duty cycle of a clock signal is the ratio of the time that the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a $50 \%$ duty cycle.
Maximum Conversion Rate: The maximum sampling rate at which specified operation is given. All parametric testing is performed at this sampling rate, unless otherwise noted.
Minimum Conversion Rate: The minimum sampling rate at which the ADC functions.
Differential Nonlinearity (DNL): An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

Integral Nonlinearity (INL): INL is the deviation of the ADC transfer function from a best-fit line determined by a least-squares curve fit of that transfer function, measured in units of LSBs.
Gain Error: Gain error is the deviation of the actual ADC input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error has two components: error as a result of reference inaccuracy and error as a result of the channel. Both errors are specified independently as $E_{G R E F}$ and $E_{G C H A N}$, respectively. To a first-order approximation, the total gain error is ( $\mathrm{E}_{\text {TOTAL }} \sim \mathrm{E}_{\text {GREF }}+\mathrm{E}_{\mathrm{GCHAN}}$ ). For example, if $\mathrm{E}_{\text {TOTAL }}= \pm 0.5 \%$, then the full-scale input varies from $\left[(1-0.5 / 100) \times \mathrm{FS}_{\text {IDEAL }}\right]$ to $[(1+0.5 / 100)$ $\left.\times \mathrm{FS}_{\text {IDEAL }}\right]$.
Offset Error: Offset error is the difference, given in number of LSBs, between the actual average ADC idle channel output code and the ideal average idle channel output code. This quantity is often mapped into millivolts.
Temperature Drift: The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$. Drift is calculated by dividing the maximum deviation of the parameter across the $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ range by the difference of $\mathrm{T}_{\text {MAX }}-\mathrm{T}_{\text {MIN }}$.
Signal-to-Noise Ratio (SNR): SNR is the ratio of the power of the fundamental ( $\mathrm{P}_{\mathrm{S}}$ ) to the noise floor power $\left(P_{N}\right)$, excluding the power at dc and the first nine harmonics. SNR is either given in units of $d B c$ ( $d B$ to carrier) when the absolute power of the fundamental is used as the reference, or dBFS ( dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.
SNR $=10 \log ^{10} \frac{\mathrm{P}_{\mathrm{S}}}{\mathrm{P}_{\mathrm{N}}}$
Signal-to-Noise and Distortion (SINAD): SINAD is the ratio of the power of the fundamental ( $\mathrm{P}_{\mathrm{S}}$ ) to the power of all the other spectral components, including noise ( $\mathrm{P}_{\mathrm{N}}$ ) and distortion ( $\mathrm{P}_{\mathrm{D}}$ ), but excluding dc. SINAD is either given in units of dBc ( dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS ( dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.
SINAD $=10 \log ^{10} \frac{P_{S}}{P_{N}+P_{D}}$
Effective Number of Bits (ENOB): ENOB is a measure of the converter performance as compared to the theoretical limit based on quantization noise.
ENOB $=\frac{\text { SINAD }-1.76}{6.02}$
Total Harmonic Distortion (THD): THD is the ratio of the power of the fundamental $\left(\mathrm{P}_{\mathrm{s}}\right)$ to the power of the first nine harmonics ( $\mathrm{P}_{\mathrm{D}}$ ). THD is typically given in units of dBc ( dB to carrier).
$T H D=10 \log ^{10} \frac{P_{\mathrm{S}}}{\mathrm{P}_{\mathrm{N}}}$

Spurious-Free Dynamic Range (SFDR): SFDR is the ratio of power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc ( dB to carrier).
Two-Tone Intermodulation Distortion (IMD3): IMD3 is the ratio of the power of the fundamental (at frequencies $f_{1}$ and $f_{2}$ ) to the power of the worst spectral component at either frequency $2 f_{1}-f_{2}$ or $2 f_{2}-f_{1}$. IMD3 is either given in units of dBc ( dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS ( dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.
AC Power-Supply Rejection Ratio (AC PSRR): AC PSRR is the measure of rejection of variations in the supply voltage by the ADC. If $\Delta V_{\text {SUP }}$ is the change in supply voltage and $\Delta V_{\text {OUT }}$ is the resultant change of the ADC output code (referred to the input), then:
PSRR $=20 \log ^{10} \frac{\Delta \mathrm{~V}_{\text {ouT }}}{\Delta \mathrm{V}_{\text {SUP }}} \quad$ (Expressed in dBc)
Voltage Overload Recovery: The number of clock cycles taken to recover to less than $1 \%$ error after an overload on the analog inputs. This recovery is tested by separately applying a sine-wave signal with $6-\mathrm{dB}$ positive and negative overload. The deviation of the first few samples after the overload (from the expected values) is noted.

Common-Mode Rejection Ratio (CMRR): CMRR is the measure of rejection of variation in the analog input common-mode by the ADC. If $\Delta \mathrm{V}_{\text {CM_IN }}$ is the change in the common-mode voltage of the input pins and $\Delta \mathrm{V}_{\text {OUT }}$ is the resulting change of the ADC output code (referred to the input), then:
$C M R R=20 \log ^{10} \frac{\Delta \mathrm{~V}_{\text {OUT }}}{\Delta \mathrm{V}_{\text {CM }}} \quad$ (Expressed in dBc)
CROSSTALK: (only for multichannel ADCs) Crosstalk is a measure of the internal coupling of a signal from an adjacent channel into the channel of interest. Crosstalk is specified separately for coupling from the immediate neighboring channel (near-channel) and for coupling from a channel across the package (far-channel). Crosstalk is usually measured by applying a full-scale signal in the adjacent channel. Crosstalk is the ratio of the power of the coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the adjacent channel input. Crosstalk is typically expressed in dBc.

INSTRUMENTS
PACKAGE OPTION ADDENDUM
www.ti.com

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Top-Side Markings (4) <br> (4) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5295PFP | ACTIVE | HTQFP | PFP | 80 | 96 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | ADS5295 | Samples |
| ADS5295PFPR | ACTIVE | HTQFP | PFP | 80 | 1000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | ADS5295 | Samples |
| ADS5295PFPT | ACTIVE | HTQFP | PFP | 80 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | ADS5295 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): Tl defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter $(\mathrm{mm})$ | Reel <br> Width <br> W1 (mm) | $\begin{gathered} \mathrm{AO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{KO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5295PFPR | HTQFP | PFP | 80 | 1000 | 330.0 | 24.4 | 15.0 | 15.0 | 1.5 | 20.0 | 24.0 | Q2 |
| ADS5295PFPT | HTQFP | PFP | 80 | 250 | 330.0 | 24.4 | 15.0 | 15.0 | 1.5 | 20.0 | 24.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5295PFPR | HTQFP | PFP | 80 | 1000 | 367.0 | 367.0 | 45.0 |
| ADS5295PFPT | HTQFP | PFP | 80 | 250 | 367.0 | 367.0 | 45.0 |

$\operatorname{PFP}(S-P Q F P-G 80) \quad$ PowerPAD ${ }^{\text {TM }}$ PLASTIC QUAD FLATPACK


NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com [http://www.ti.com](http://www.ti.com).
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.
量 Texas
INSTRUMENTS
www.ti.com

## THERMAL INFORMATION

This PowerPAD ${ }^{T M}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).
For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.
The exposed thermal pad dimensions for this package are shown in the following illustration.


NOTE: A. All linear dimensions are in millimeters
PFP (S-PQFP-G80)
PowerPAD ${ }^{\text {TM }}$ PLASTIC QUAD FLATPACK


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com [http://www.ti.com](http://www.ti.com). Publication IPC-7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a $50 \%$ volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessco |  |  |


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
    Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[^1]:    (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

