



# Integrated Analog Front-End for Heart Rate Monitors and Low-Cost Pulse Oximeters

Check for Samples: AFE4400

# FEATURES

www.ti.com

- Fully-Integrated Analog Front-End for Pulse Oximeter Applications:
  - Flexible Pulse Sequencing and Timing Control
- Transmit:
  - Integrated LED Driver (H-Bridge or Push/Pull)
  - 95-dB Dynamic Range
  - LED Current:
    - Programmable to 50 mA with 8-Bit Current Resolution
  - Low Power:
    - 100 μA + Average LED Current
  - Programmable LED On-Time
  - Independent LED2 and LED1 Current Reference
- Receive Channel with High Dynamic Range:
  - 13 Noise-Free Bits (0.1 Hz to 5 Hz)
  - Low Power: < 670 μA at 3.3-V Supply</p>
  - Flexible Receive Sample Time
  - Flexible Transimpedance Amplifier with Programmable LED Settings
  - Integrated Digital Ambient Estimation and Subtraction
- Integrated Fault Diagnostics:
  - Photodiode and LED Open and Short Detection
  - Cable On/Off Detection
- Supplies:
  - Rx = 2.0 V to 3.6 V
  - Tx = 3.0 V to 3.6 V
- Package: Compact QFN-40 (6 mm × 6 mm)
- Specified Temperature Range: 0°C to +70°C


# APPLICATIONS

- Low-Cost Medical Pulse Oximeter Applications
- Optical HRM
- Industrial Photometry Applications

# DESCRIPTION

The AFE4400 is a fully-integrated analog front-end (AFE) that is ideally suited for pulse oximeter applications. The device consists of a low-noise receiver channel with an integrated analog-to-digital converter (ADC), an LED transmit section, and diagnostics for sensor and LED fault detection. The AFE4400 is a very configurable timing controller. This flexibility enables the user to have complete control of the device timing characteristics. To ease clocking requirements and provide a low-jitter clock to the AFE4400, an oscillator is also integrated that functions from an external crystal. The device communicates to an external microcontroller or host processor using an SPI<sup>™</sup> interface.

The AFE4400 is a complete AFE solution packaged in a single, compact QFN-40 package (6 mm  $\times$ 6 mm) and is specified over the operating temperature range of 0°C to +70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.



www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

	FAMILY AND ORDERING INFORMATION							
PRODUCT	PACKAGE-LEAD	LED DRIVE CONFIGURATION	LED DRIVE CURRENT (mA, max)	POWER SUPPLY (V)	OPERATING TEMPERATURE RANGE			
AFE4400	QFN-40	Bridge, push-pull	50	3 to 3.6	0°C to +70°C			
AFE4490	QFN-40	Bridge, push-pull	50, 75, 100, 150, and 200	3 to 5.25	–40°C to +85°C			

# 

# **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Over operating free-air temperature range, unless otherwise noted.

		VALUE	UNIT
AVDD to AVSS		-0.3 to +7	V
DVDD to DGND		-0.3 to +7	V
AGND to DGND		-0.3 to +0.3	V
Analog input to AVSS		AVSS – 0.3 to AVDD + 0.3	V
Digital input to DVDD		DVSS – 0.3 to DVDD + 0.3	V
Input current to any pin ex	cept supply pins <sup>(2)</sup>	±7	mA
land a summer t	Momentary	±50	mA
Input current	Continuous	±7	mA
Operating temperature rar	nge	0 to +70	°C
Storage temperature range	e, T <sub>stg</sub>	-60 to +150	°C
Maximum junction temperation	ature, T <sub>J</sub>	+125	°C
Electrostatic discharge (ESD) ratings	Human body model (HBM) JEDEC standard 22, test method A114-C.01, all pins	±4000	V
	Charged device model (CDM) JEDEC standard 22, test method C101, all pins	±1500	V

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings (1) only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Input terminals are diode-clamped to the power-supply rails. Input signals that can swing beyond the supply rails must be current-limited (2)to 10 mA or less.

# THERMAL INFORMATION

		AFE4400	
	THERMAL METRIC <sup>(1)</sup>	RHA (QFN)	UNITS
		40 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	35	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	31	
$\theta_{JB}$	Junction-to-board thermal resistance	26	°C/W
ΨJT	Junction-to-top characterization parameter	0.1	C/VV
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	n/a	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



# RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range, unless otherwise noted.

	PARAMETER	VALUE	UNIT	
SUPPLIES				
RX_ANA_SUP	AFE analog supply		2.0 to 3.6	V
RX_DIG_SUP	AFE digital supply		2.0 to 3.6	V
TX_CTRL_SUP	Transmit controller supply		3.0 to 3.6	V
LED_DRV_SUP	T (150.1)	H-bridge configuration	$[3.0 \text{ or } (1.4 + V_{LED} + V_{CABLE})^{(1)})^{(2)},$ whichever is greater] to 5.25	V
	Transmit LED driver supply	Common anode configuration	$[3.0 \text{ or } (1.3 + V_{LED} + V_{CABLE})^{(1)} )^{(2)},$ whichever is greater] to 5.25	V
	Difference between LED_DRV_	SUP and TX_CTRL_SUP	-0.3 to +0.3	V
TEMPERATURE				
	Specified temperature range		0 to +70	°C
	Storage temperature range		-60 to +150	°C

(1) V<sub>LED</sub> refers to the voltage drop across the external LED connected between the TXP and TXM pins (in H-bridge mode) and from the TXP and TXM pins to LED\_DRV\_SUP (in the common anode configuration).

(2) V<sub>CABLE</sub> refers to voltage drop across any cable, connector, or any other component in series with the LED.

www.ti.com

# **ELECTRICAL CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
PERFORM	ANCE (Full-Signal Chain)			
		R <sub>F</sub> = 10 kΩ	50	μA
		R <sub>F</sub> = 25 kΩ	20	μA
		$R_F = 50 \text{ k}\Omega$	10	μA
IN FS	Full-scale input current	R <sub>F</sub> = 100 kΩ	5	μA
		R <sub>F</sub> = 250 kΩ	2	μA
		R <sub>F</sub> = 500 kΩ	1	μA
		$R_{F} = 1 M\Omega$	0.5	μA
PRF	Pulse repetition frequency		61 5000	SPS
DC <sub>PRF</sub>	PRF duty cycle		25%	
		R <sub>F</sub> = 10 kΩ	50	μA
IN_FS	Full-scale input current	$R_{\rm F} = 1  M\Omega$	0.5	μA
		$f_{CM}$ = 50 Hz and 60 Hz, LED1 and LED2 with R <sub>SERIES</sub> = 1 MΩ, R <sub>F</sub> = 500 kΩ	80	dB
CMRR	Common-mode rejection ratio	$f_{CM}$ = 50 Hz and 60 Hz, LED1-AMB and LED2-AMB with $R_{SERIES}$ = 1 MΩ, $R_F$ = 500 kΩ	100	dB
PSRR	Dower owney, rejection ratio	$f_{PS}$ = 50 Hz, 60 Hz at PRF = 200 Hz	100	dB
SKK	Power-supply rejection ratio	$f_{PS}$ = 50 Hz, 60 Hz at PRF = 600 Hz	106	dB
PSRRLED	PSRR, transmit LED driver	With respect to ripple on LED_DRV_SUP	75	dB
PSRR <sub>Tx</sub>	PSRR, transmit control	With respect to ripple on TX_CTRL_SUP	60	dB
PSRR <sub>Rx</sub>	PSRR, receiver	With respect to ripple on RX_ANA_SUP and RX_DIG_SUP	60	dB
	Total integrated noise current, input-referred	$R_F$ = 100 k $\Omega$ , PRF = 625 Hz, duty cycle = 5%	36	pA <sub>RMS</sub>
	(receiver with transmitter loop back, 0.1-Hz to 5-Hz bandwidth)	$R_F$ = 500 k $\Omega$ , PRF = 625 Hz, duty cycle = 5%	13	pA <sub>RMS</sub>
N	Noise-free bits (receiver with transmitter loop	$R_F$ = 100 kΩ, PRF = 625 Hz, duty cycle = 5%	14.3	Bits
N <sub>FB</sub>	back, 0.1-Hz to 5-Hz bandwidth)	$R_F$ = 500 kΩ, PRF = 625 Hz, duty cycle = 5%	13.5	Bits
RECEIVER	FUNCTIONAL BLOCK LEVEL SPECIFICATION	1		
	Total integrated noise current, input referred	$R_F$ = 500 kΩ, ambient cancellation enabled, stage 2 gain = 4, PRF = 1300 Hz, LED duty cycle = 25%	1.4	рА <sub>RMS</sub>
	(receiver alone) over 0.1-Hz to 5-Hz bandwidth	$R_F = 500 \text{ k}\Omega$ , ambient cancellation enabled, stage 2 gain = 4, PRF = 1300 Hz, LED duty cycle = 5%	5	pA <sub>RMS</sub>
-V TRANS	IMPEDANCE AMPLIFIER			
3	Gain	$R_F = 10 \text{ k}\Omega \text{ to } 1 \text{ M}\Omega$	See the <i>Receiver Channel</i> section for details	V/µA
	Gain accuracy		±7%	
	Feedback resistance	R <sub>F</sub>	10k, 25k, 50k, 100k, 250k, 500k, and 1M	Ω
	Feedback resistor tolerance	R <sub>F</sub>	±20%	
	Feedback capacitance	C <sub>F</sub>	5, 10, 25, 50, 100, and 250	pF
	Feedback capacitor tolerance	C <sub>F</sub>	±20%	
	Full-scale differential output voltage		1	V
	Common-mode voltage on input pins	Set internally	0.9	V
	External differential input capacitance	Includes equivalent capacitance of photodiode, cables, EMI filter, and so forth	10 1000	pF
	Shield output voltage, V <sub>CM</sub>	With a 1-kΩ series resistor and a 10-nF decoupling capacitor to ground	0.9	V



# **ELECTRICAL CHARACTERISTICS (continued)**

uniess of	therwise noted.			
	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
AMBIENT	CANCELLATION STAGE			
	Gain		1, 1.414, 2, 2.828, and 4	V/V
	Current DAC range		0 10	μA
	Current DAC step size		1	μA
LOW-PAS	S FILTER	_	r	1
	Low-pass corner frequency	3-dB attenuation	500	Hz
	Pass-band attenuation, 2 Hz to 10 Hz	Duty cycle = 25%	0.004	dB
		Duty cycle = 10%	0.041	dB
ANALOG-	TO-DIGITAL CONVERTER			
	Resolution		22	Bits
	Sample rate	See the ADC Operation and Averaging Module section	4 × PRF	SPS
	ADC full-scale voltage		±1.2	V
	ADC conversion time	See the ADC Operation and Averaging Module section	50 PRF / 4	μs
	ADC reset time		2	t <sub>CLK</sub>
TRANSMI	TTER			1
	Output current range		Selectable, 0 to 50 (see the LEDCNTRL: LED Control Register for details)	mA
	LED current DAC error		±10%	
	Output current resolution		8	Bits
		At 5-mA output current	95	dB
	Transmitter noise dynamic range, over 0.1-Hz to 5-Hz bandwidth	At 25-mA output current	95	dB
		At 50-mA output current	95	dB
	Voltage on TXP (or TXM) pin when low-side	At 50-mA output current, H-bridge LED driver configuration	1.4 + (voltage drop across LED, cable, and so forth) to 5.25	V
	switch connected to TXP (or TXM) turns on	At 50-mA output current, common anode LED driver configuration	1.3 + (voltage drop across LED, cable, and so forth) to 5.25	V
	Minimum sample time of LED1 and LED2 pulses		50	μs
		LED_ON = 0	1	μA
	LED current DAC leakage current	LED_ON = 1	50	μA
	LED current DAC linearity	Percent of full-scale current	0.5%	
	Output current settling time	From zero current to 50 mA	7	μs
	(with resistive load)	From 50 mA to zero current	7	μs
DIAGNOS	TICS			-
	Duration of diagnostics state machine	Start of diagnostics after the DIAG_EN register bit is set. End of diagnostic is indicated by DIAG_END going high.	16	4k cycles of 4-MHz clock
	Open fault resistance		> 100	kΩ
	Short fault resistance		< 10	kΩ
INTERNA	LOSCILLATOR		1	1
f <sub>CLKOUT</sub>	CLKOUT frequency	With an 8-MHz crystal connected to the XIN, XOUT pins	4	MHz
	CLKOUT duty cycle		50%	
	Crystal oscillator start-up time	With an 8-MHz crystal connected to the XIN, XOUT pins	200	μs

www.ti.com

# **ELECTRICAL CHARACTERISTICS (continued)**

นาเธออ ปไ	nerwise noted.					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTERNAL						
	Maximum allowable external clock jitter				50	ps
	External clock input frequency	±10%		8		MHz
	External clock input voltage	Voltage input high (V <sub>IH</sub> )		C_DIG_SUP		V
		Voltage input low (VIL)	0.25 × R)	(_DIG_SUP		V
TIMING						
	Wake-up time from complete power-down			1000		ms
	Wake-up time from Rx power-down			100		μs
	Wake-up time from Tx power-down			1000		ms
t <sub>RESET</sub>	Active low RESET pulse duration			1		ms
t <sub>DIAGEND</sub>	DIAG_END pulse duration at the completion of diagnostics			4		CLKOUT cycles
t <sub>ADCRDY</sub>	ADC_RDY pulse duration			1		CLKOUT cycle
DIGITAL SI	IGNAL CHARACTERISTICS					
V <sub>IH</sub>	Logic high input voltage	AFE_PDN, SCLK, SPISIMO, SPISTE, RESET	0.8 DVDD	> 1.3	DVDD + 0.1	V
V <sub>IL</sub>	Logic low input voltage	AFE_PDN, SCLK, SPISIMO, SPISTE, RESET	-0.1	< 0.4	0.2 DVDD	V
I <sub>IN</sub>	Logic input current	0 V < V <sub>DigitalInput</sub> < DVDD	-10		10	μA
V <sub>OH</sub>	Logic high output voltage	DIAG_END, LED_ALM, PD_ALM, SPISOMI, ADC_RDY, CLKOUT	0.9 DVDD	> (RX_DIG_ 0.2 V)	SUP –	V
V <sub>OL</sub>	Logic low output voltage	DIAG_END, LED_ALM, PD_ALM, SPISOMI, ADC_RDY, CLKOUT		< 0.4	0.1 DVDD	V
SUPPLY C	URRENT		1			
	2	RX_ANA_SUP = 3.0 V, with 8-MHz clock running, Rx stage 2 disabled		0.6		mA
	Receiver analog supply current	RX_ANA_SUP = 3.0 V, with 8-MHz clock running, Rx stage 2 enabled		0.7		mA
	Receiver digital supply current	RX_DIG_SUP = 3.0 V		0.27		mA
LED_DRV _SUP	LED driver supply current	With zero LED current setting		55		μA
TX_CTRL _SUP	Transmitter control supply current			15		μA
		Receiver current only (RX_ANA_SUP)		3		μA
		Receiver current only (RX_DIG_SUP)		3		μA
	Complete power-down (using AFE_PDN pin)	Transmitter current only (LED_DRV_SUP)		1		μA
		Transmitter current only (TX_CTRL_SUP)		1		μA
		Receiver current only (RX_ANA_SUP)		220		μA
	Power-down Rx alone	Receiver current only (RX_DIG_SUP)		220		μA
		Transmitter current only (LED_DRV_SUP)		2		μA
	Power-down Tx alone	Transmitter current only (TX_CTRL_SUP)		2		μΑ



# **ELECTRICAL CHARACTERISTICS (continued)**


PARAMETER		TEST CONDITIONS	MIN TYP MAX	UNIT
OWER DISSIPATION				
		Normal operation (excluding LEDs)	2.84	mW
Quiescent power dissipation	on	Power-down	0.1	mW
	LED_DRV_SUP	LED_DRV_SUP current value. Does not include LED current.	1	μA
Power-down with the	TX_CTRL_SUP		1	μA
AFE_PDN pin	RX_ANA_SUP		5	μA
	RX_DIG_SUP		0.1	μA
	LED_DRV_SUP	LED_DRV_SUP current value. Does not include LED current.	1	μA
Power-down with the	TX_CTRL_SUP		1	μA
PDNAFE register bit	RX_ANA_SUP		15	μA
	RX_DIG_SUP		20	μA
	LED_DRV_SUP	LED_DRV_SUP current value. Does not include LED current.	50	μA
Power-down Rx	TX_CTRL_SUP		15	μA
	RX_ANA_SUP		220	μA
	RX_DIG_SUP		220	μA
	LED_DRV_SUP	LED_DRV_SUP current value. Does not include LED current.	2	μA
Power-down Tx	TX_CTRL_SUP		2	μA
	RX_ANA_SUP		600	μA
	RX_DIG_SUP		230	μA
	LED_DRV_SUP	LED_DRV_SUP current value. Does not include LED current.	55	μA
After reset, with 8-MHz	TX_CTRL_SUP		15	μA
clock running	RX_ANA_SUP		600	μA
	RX_DIG_SUP		230	μA
	LED_DRV_SUP	LED_DRV_SUP current value. Does not include LED current.	55	μA
With stage 2 mode enabled and 8-MHz clock	TX_CTRL_SUP		15	μA
running	RX_ANA_SUP		700	μA
	RX_DIG_SUP		270	μA

INSTRUMENTS

Texas



# SERIAL INTERFACE TIMING



- (1) The SPI\_READ register bit must be enabled before attempting a register read.
- (2) Specify the register address whose contents must be read back on A[7:0].
- (3) The AFE outputs the contents of the specified register on the SOMI pin.

# Figure 1. Serial Interface Timing Diagram, Read Operation <sup>(1)(2)(3)</sup>




# t<sub>STECLK</sub> SPI STE 0 SCLK 31 23 t<sub>SIMOHD</sub> t<sub>SIMOSU</sub> -≻ Α7 A6 A1 A0 D23 D22 D1 D0 SPI SIMO

# PARAMETRIC MEASUREMENT INFORMATION (continued)

Figure 2. Serial Interface Timing Diagram, Write Operation

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>CLK</sub>	Clock frequency on XIN pin		8		MHz
t <sub>SCLK</sub>	Serial shift clock period	62.5			ns
t <sub>STECLK</sub>	STE low to SCLK rising edge, setup time	10			ns
t <sub>CLKSTEH,L</sub>	SCLK transition to SPI STE high or low	10			ns
t <sub>SIMOSU</sub>	SIMO data to SCLK rising edge, setup time	10			ns
t <sub>SIMOHD</sub>	Valid SIMO data after SCLK rising edge, hold time	10			ns
t <sub>SOMIPD</sub>	SCLK falling edge to valid SOMI, setup time	17			ns
t <sub>SOMIHD</sub>	SCLK rising edge to invalid data, hold time	0.5			t <sub>SCLK</sub>

www.ti.com



**PIN CONFIGURATION** 

(1) DNC = Do not connect.

TEXAS INSTRUMENTS

#### www.ti.com


## PIN DESCRIPTIONS

NAME	NO.	FUNCTION	DESCRIPTION
ADC_RDY	28	Digital	Output signal that indicates ADC conversion completion. Can be connected to the interrupt input pin of an external microcontroller.
AFE_PDN	20	Digital	AFE-only power-down input; active low. Can be connected to the port pin of an external microcontroller.
BG	7	Reference	Decoupling capacitor for internal band-gap voltage to ground. (2.2-µF decoupling capacitor to ground)
CLKOUT	30	Digital	Buffered 4-MHz output clock output. Can be connected to the clock input pin of an external microcontroller.
DIAG_END	21	Digital	Output signal that indicates completion of diagnostics. Can be connected to the port pin of an external microcontroller.
DNC <sup>(1)</sup>	5, 6, 10, 34, 35	_	Do not connect these pins. Leave as open circuit.
INN	1	Analog	Receiver input pin. Connect to photodiode anode.
INP	2	Analog	Receiver input pin. Connect to photodiode cathode.
LED_DRV_GND	12, 13, 16	Supply	LED driver ground pin, H-bridge. Connect to common board ground.
LED_DRV_SUP	17, 18	Supply	LED driver supply pin, H-bridge. Connect to an external power supply capable of supplying the large LED current, which is drawn by this supply pin.
LED_ALM	22	Digital	Output signal that indicates an LED cable fault. Can be connected to the port pin of an external microcontroller.
PD_ALM	23	Digital	Output signal that indicates a PD sensor or cable fault. Can be connected to the port pin of an external microcontroller.
RESET	29	Digital	AFE-only reset input, active low. Can be connected to the port pin of an external microcontroller
RX_ANA_GND	3, 36, 40	Supply	Rx analog ground pin. Connect to common board ground.
RX_ANA_SUP	33, 39	Supply	Rx analog supply pin; 0.1-µF decoupling capacitor to ground
RX_DIG_GND	19, 32	Supply	Rx digital ground pin. Connect to common board ground.
RX_DIG_SUP	31	Supply	Rx digital supply pin; 0.1-µF decoupling capacitor to ground
SCLK	24	SPI	SPI clock pin
SPISIMO	26	SPI	SPI serial in master out
SPISOMI	25	SPI	SPI serial out master in
SPISTE	27	SPI	SPI serial interface enable
TX_CTRL_SUP	11	Supply	Transmit control supply pin (0.1-µF decoupling capacitor to ground)
TX_REF	9	Reference	Tx reference voltage
TXN	14	Analog	LED driver out B, H-bridge output. Connect to LED.
TXP	15	Analog	LED driver out B, H-bridge output. Connect to LED.
VCM	4	Reference	Input common-mode voltage output. Connect a series resistor (1 kΩ) and a decoupling capacitor (10 nF) to ground. The voltage across the capacitor can be used to shield (guard) the INP, INM traces.
VSS	8	Supply	Substrate ground. Connect to common board ground.
XOUT	37	Digital	Crystal oscillator pins. Connect an external 8-MHz crystal between these pins with the correct load capacitor (as specified by vendor) to ground.
XIN	38	Digital	Crystal oscillator pins. Connect an external 8-MHz crystal between these pins with the correct load capacitor (as specified by vendor) to ground.

(1) Leave pins as open circuit. Do not connect.

ÈXAS **NSTRUMENTS** 

www.ti.com



**TYPICAL CHARACTERISTICS** 


At T<sub>A</sub> = +25°C, RX\_ANA\_SUP = RX\_DIG\_SUP = 3.0 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, and f<sub>CLK</sub> = 8 MHz, unless



www.ti.com

# TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^{\circ}C$ , RX\_ANA\_SUP = RX\_DIG\_SUP = 3.0 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, and  $f_{CLK} = 8$  MHz, unless otherwise noted.



www.ti.com

#### **TYPICAL CHARACTERISTICS (continued)** At T<sub>A</sub> = +25°C, RX\_ANA\_SUP = RX\_DIG\_SUP = 3.0 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, and f<sub>CLK</sub> = 8 MHz, unless otherwise noted. 16 16 or each setting RF adjusted for Full-Scale Output. mb Cancellation & stage 2 Gain = 4 used for Low Pleth currents (0.125uA, 0.25uA & 0.5uA). Noise-Free Bits in 5Hz Bandwidth MS noise is calculated in 5Hz B/W & NFB is calculated using 6.6 × RMS noise Noise-Free Bits in 5Hz Bandwidth 15 15 14 14 13 13 Duty Cycle = 1% Duty Cycle = 1% 12 Duty Cycle = 5% 12 ng RF adjusted for Fu Duty Cycle = 5% For each setting RF adjusted for Full-Scale Output. Amb Cancellation & stage 2 Gain = 4 used for Low Pleth currents (0.125uA, 0.25uA & 0.5uA). RMS noise is calculated in 5Hz B/W & NFB is calculated using 6.6 × RMS noise Duty Cycle = 10% Duty Cycle = 10% Duty Cycle = 15% 11 11 Duty Cycle = 15% Duty Cycle = 20% Duty Cycle = 20% Duty Cycle = 25% Duty Cycle = 25% 10 10 10 30 40 50 10 30 50 0 20 0 20 40 Pleth Current (µA) Pleth Current, uA Figure 15. NOISE-FREE BITS vs PLETH CURRENT (PRF = 1200 Hz) Figure 16. NOISE-FREE BITS vs PLETH CURRENT (PRF = 2500 Hz) 16 120 Noise-Free Bits in 5Hz Bandwidth 110 15 TX Dynamic Range (dB) 100 14 90 13 80 Duty cycle 1% 12 For each setting RF adjusted for Full-Scale Output. Duty cycle 5% 70 Output. Amb Cancellation & stage 2 Gain = 4 used for Low Pleth currents (0.125uA, 0.25uA & 0.5uA) RMS noise is calculated in 5Hz B/W & NFB is calculated using 6.6 × RMS noise. Duty cycle 10% 11 Duty cycle 15% TX\_CTRL\_SUP = LED\_DRV\_SUP = 3V 60 Duty cycle 20% TX Vref = 0.5V Duty cycle 25% 10 50 30 40 50 20 80 100 0 10 20 0 40 60 % of Full-Scale LED Current Pleth Current, uA Figure 17. NOISE-FREE BITS vs PLETH CURRENT (PRF = 5000 Hz) Figure 18. TRANSMITTER DYNAMIC RANGE (5-Hz BW) 500 Expected + 1% 50 400 Actual DAC Current DAC Current Step Error (mA) Expected - 1% 300 40 200 TX Current (mA) 100 30 0 -100 20 -200 -300 10 -400 $TX\_REF = 0.5V$ TX Reference Voltage = 0.5V -500 0 50 100 150 200 250 0 50 100 150 200 250 0 TX LED DAC Setting TX LED DAC Setting Figure 19. TRANSMITTER DAC CURRENT STEP ERROR Figure 20. TRANSMITTER CURRENT LINEARITY (50 mA, Max) (50-mA Range)





SBAS601D-DECEMBER 2012-REVISED MAY 2013

#### www.ti.com

# **TYPICAL CHARACTERISTICS (continued)**

At  $T_A = +25^{\circ}C$ , RX\_ANA\_SUP = RX\_DIG\_SUP = 3.0 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, and  $f_{CLK} = 8$  MHz, unless otherwise noted.









Figure 23. LED CURRENT WITH Tx DAC SETTING = 51 (10 mA)






Figure 22. LED CURRENT WITH Tx DAC SETTING = 25 (5 mA)




Figure 24. LED CURRENT WITH Tx DAC SETTING = 102 (20 mA)





Figure 26. RECEIVER SUPPLIES vs PRF

#### Copyright © 2012–2013, Texas Instruments Incorporated

www.ti.com





SBAS601D - DECEMBER 2012 - REVISED MAY 2013

# **OVERVIEW**

The AFE4400 is a complete analog front-end (AFE) solution targeted for pulse oximeter applications. The device consists of a low-noise receiver channel, an LED transmit section, and diagnostics for sensor and LED fault detection. To ease clocking requirements and provide the low-jitter clock to the AFE, an oscillator is also integrated that functions from an external crystal. The device communicates to an external microcontroller or host processor using an SPI interface. Figure 32 shows a detailed block diagram for the AFE4400. The blocks are described in more detail in the following sections.




Figure 32. Detailed Block Diagram

www.ti.com

SBAS601D – DECEMBER 2012 – REVISED MAY 2013

# **RECEIVER CHANNEL**

This section describes the functionality of the receiver channel.

## **Receiver Front-End**

The receiver consists of a differential current-to-voltage (I-V) transimpedance amplifier that converts the input photodiode current into an appropriate voltage, as shown in Figure 33. The feedback resistor of the amplifier (R<sub>F</sub>) is programmable to support a wide range of photodiode currents. Available R<sub>F</sub> values include: 1 M $\Omega$ , 500 k $\Omega$ , 250 k $\Omega$ , 100 k $\Omega$ , 50 k $\Omega$ , 25 k $\Omega$ , and 10 k $\Omega$ .




Figure 33. Receiver Front-End

The R<sub>F</sub> amplifier and the feedback capacitor (C<sub>F</sub>) form a low-pass filter for the input signal current. Always ensure that the low-pass filter has sufficiently high bandwidth (as shown by Equation 1) because the input current consists of pulses. For this reason, the feedback capacitor is also programmable. Available C<sub>F</sub> values include: 5 pF, 10 pF, 25 pF, 50 pF, 100 pF, and 250 pF. Any combination of these capacitors can also be used.

$$R_F \times C_F \le \frac{\text{Rx Sample Time}}{10}$$

(1)

The output voltage of the I-V amplifier includes the pleth component (the desired signal) and a component resulting from the ambient light leakage; see . The I-V amplifier is followed by the second stage, which consists of a current digital-to-analog converter (DAC) that sources the cancellation current and an amplifier that gains up the pleth component alone. The amplifier has five programmable gain settings: 1, 1.414, 2, 2.828, and 4. The gained-up pleth signal is then low-pass filtered (500-Hz bandwidth) and buffered before driving a 22-bit ADC. The current DAC has a cancellation current range of 10  $\mu$ A with 10 steps (1  $\mu$ A each). The DAC value can be digitally specified with the SPI interface.

The output of the ambient cancellation amplifier is separated into LED2 and LED1 channels. When LED2 is on, the amplifier output is filtered and sampled on capacitor  $C_R$ . Similarly, the LED1 signal is sampled on the  $C_{LED1}$  capacitor when LED1 is ON. In between the LED2 and LED1 pulses, the idle amplifier output is sampled to estimate the ambient signal on capacitors  $C_{LED2\_amb}$  and  $C_{LED1\_amb}$ .

The sampling duration is termed the *Rx sample time* and is programmable for each signal, independently. The sampling can start after the I-V amplifier output is stable (to account for LED and cable settling times). The Rx sample time is used for all dynamic range calculations; the minimum time supported is 50 µs.



A single, 22-bit ADC converts the sampled LED2, LED1, and ambient signals sequentially. Each conversion takes 25% of the pulse repetition period and provides a single digital code at the ADC output. As discussed in the *Receiver Timing* section, the conversions are staggered so that the LED2 conversion starts after the end of the LED2 sample phase, and so on. This configuration also means that the Rx sample time for each signal is no greater than 25% of the pulse repetition period.

Note that four data streams are available at the ADC output (LED2, LED1, ambient LED2, and ambient LED1) at the same rate as the pulse repetition frequency. The ADC is followed by a digital ambient subtraction block that additionally outputs the (LED2 – ambient LED2) and (LED1 – ambient LED1) data values.

## Ambient Cancellation Scheme

The receiver provides digital samples corresponding to ambient duration. The host processor (external to the AFE) can use these ambient values to estimate the amount of ambient light leakage. The processor must then set the value of the ambient cancellation DAC using the SPI, as shown in Figure 34.




Figure 34. Ambient Cancellation Loop (Closed by the Host Processor)

www.ti.com

Using the set value, the ambient cancellation stage subtracts the ambient component and gains up only the pleth component of the received signal; see Figure 35. The amplifier gain is programmable to 1, 1.5, 2, 3, and 4.




Figure 35. Front-End (I-V Amplifier and Cancellation Stage)

The differential output of the second stage is V<sub>DIFF</sub>, as given by Equation 2:

$$V_{\text{DIFF}} = 2 \times \left( I_{\text{PLETH}} \times \frac{R_{\text{F}}}{R_{\text{I}}} + I_{\text{AMB}} \times \frac{R_{\text{F}}}{R_{\text{I}}} - I_{\text{CANCEL}} \right) \times R_{\text{G}}$$

where:

- $R_I = 100 \ k\Omega$ ,
- I<sub>PLETH</sub> = photodiode current pleth component,
- I<sub>AMB</sub> = photodiode current ambient component, and
- I<sub>CANCEL</sub> = the cancellation current DAC value (as estimated by the host processor).

(2)



AFE4400

#### www.ti.com

#### **Receiver Control Signals**

**LED2 sample phase (S<sub>LED2</sub>):** When this signal is high, the amplifier output corresponds to the LED2 on-time. The amplifier output is filtered and sampled into capacitor  $C_{LED2}$ . To avoid settling effects resulting from the LED or cable, program  $S_{LED2}$  to start after the LED turns on. This settling delay is programmable.

**Ambient sample phase (S<sub>LED2\_amb</sub>):** When this signal is high, the amplifier output corresponds to the LED2 offtime and can be used to estimate the ambient signal (for the LED2 phase). The amplifier output is filtered and sampled into capacitor  $C_{LED2 amb}$ .

**LED1 sample phase (S**<sub>LED1</sub>): When this signal is high, the amplifier output corresponds to the LED1 on-time. The amplifier output is filtered and sampled into capacitor  $C_{LED1}$ . To avoid settling effects resulting from the LED or cable, program  $S_{LED1}$  to start after the LED turns on. This settling delay is programmable.

**Ambient sample phase (S**<sub>LED1\_amb</sub>): When this signal is high, the amplifier output corresponds to the LED1 offtime and can be used to estimate the ambient signal (for the LED1 phase). The amplifier output is filtered and sampled into capacitor  $C_{LED1_amb}$ .

**LED2 convert phase (CONV**<sub>LED2</sub>): When this signal is high, the voltage sampled on  $C_{LED2}$  is buffered and applied to the ADC for conversion. The conversion time duration is always 25% of the pulse repetition period. At the end of the conversion, the ADC provides a single digital code corresponding to the LED2 sample.


**Ambient convert phases (CONV**<sub>LED2\_amb</sub>, **CONV**<sub>LED1\_amb</sub>): When this signal is high, the voltage sampled on  $C_{LED2\_amb}$  (or  $C_{LED1\_amb}$ ) is buffered and applied to the ADC for conversion. The conversion time duration is always 25% of the pulse repetition period. At the end of the conversion, the ADC provides a single digital code corresponding to the ambient sample.

**LED1 convert phase (CONV**<sub>LED1</sub>): When this signal is high, the voltage sampled on  $C_{LED1}$  is buffered and applied to the ADC for conversion. The conversion time duration is always 25% of the pulse repetition period. At the end of the conversion, the ADC provides a single digital code corresponding to the LED1 sample.

### Receiver Timing

See Figure 36 for a timing diagram detailing the control signals related to the LED on-time, Rx sample time, and the ADC conversion times for each channel.






NOTE: Relationship to the AFE4400 EVM is: LED1 = IR and LED2 = RED.

Figure 36. Rx Timing Diagram



# **CLOCKING AND TIMING SIGNAL GENERATION**

The crystal oscillator generates a master clock signal using an external 8-MHz crystal. A divide-by-2 block converts the 8-MHz clock to 4 MHz, which is used by the AFE to operate the timer modules, ADC, and diagnostics. The 4-MHz clock is buffered and output from the AFE in order to clock an external microcontroller. The clocking functionality is shown in Figure 37.



# Figure 37. AFE Clocking

# TIMER MODULE

See Figure 38 for a timing diagram detailing the various timing edges that are programmable using the timer module. The rising and falling edge positions of 11 signals can be controlled. The module uses a single 16-bit counter (running off of the 4-MHz clock) to set the time-base.


All timing signals are set with reference to the pulse repetition period (PRP). Therefore, a dedicated compare register compares the 16-bit counter value with the reference value specified in the PRF register. Every time that the 16-bit counter value is equal to the reference value in the PRF register, the counter is reset to '0'.

# AFE4400

SBAS601D - DECEMBER 2012 - REVISED MAY 2013

TEXAS INSTRUMENTS

www.ti.com



NOTE: Programmable edges are shown in blue and red.

## Figure 38. AFE Control Signals

Copyright © 2012-2013, Texas Instruments Incorporated



AFE4400

#### www.ti.com

For the 11 signals in Figure 36, the start and stop edge positions are programmable with respect to the PRF period. Each signal uses a separate timer compare module that compares the counter value with preprogrammed reference values for the start and stop edges. All reference values can be set using the SPI interface.

When the counter value equals the start reference value, the output signal is set. When the counter value equals the stop reference value, the output signal is reset. Figure 39 shows a diagram of the timer compare register. With a 4-MHz clock, the edge placement resolution is  $0.25 \,\mu$ s. The ADC conversion signal requires four pulses in each PRF clock period. The 11th timer compare register uses four sets of start and stop registers to control the ADC conversion signal.




Figure 39. Compare Register

The ADC conversion signal requires four pulses in each PRF clock period. Timer compare register 11 uses four sets of start and stop registers to control the ADC conversion signal, as shown in Figure 40.




Figure 40. Timer Module



# Using the Timer Module

The timer module registers can be used to program the start and end instants in units of 4-MHz clock cycles. These timing instants and the corresponding registers are listed in Table 2.

Note that the device does not restrict the values in these registers; thus, the start and end edges can be positioned anywhere within the pulse repetition period. Care must be taken by the user to program suitable values in these registers to avoid overlapping the signals and to make sure none of the edges exceed the value programmed in the PRP register. Writing the same value in the start and end registers results in a pulse duration of one clock cycle. The following steps describe the timer sequencing configuration:


- 1. With respect to the start of the PRP period (indicated by timing instant  $t_0$  in Figure 41), the following sequence of conversions must be followed in order: convert LED2  $\rightarrow$  LED2 ambient  $\rightarrow$  LED1  $\rightarrow$  LED1 ambient.
- 2. Also, starting from  $t_0$ , the sequence of sampling instants must be staggered with respect to the respective conversions as follows: sample LED2 ambient  $\rightarrow$  LED1  $\rightarrow$  LED1 ambient  $\rightarrow$  LED2.
- 3. Finally, align the edges for the two LED pulses with the respective sampling instants.

TIME INSTANT (See Figure 41 and Figure 42)	DESCRIPTION	CORRESPONDING REGISTER ADDRESS AND REGISTER BITS	EXAMPLE (Decimal)
to	Start of pulse repetition period	No register control	_
t <sub>1</sub>	Start of sample LED2 pulse	LED2STC[15:0], register 01h	4800
t <sub>2</sub>	End of sample LED2 pulse	LED2ENDC[15:0], register 02h	6399
t <sub>3</sub>	Start of LED2 pulse	LED2LEDSTC[15:0], register 03h	4800
t <sub>4</sub>	End of LED2 pulse	LED2LEDENDC[15:0], register 04h	6399
t <sub>5</sub>	Start of sample LED2 ambient pulse	ALED2STC[15:0], register 05h	0
t <sub>6</sub>	End of sample LED2 ambient pulse	ALED2ENDC[15:0], register 06h	1599
t <sub>7</sub>	Start of sample LED1 pulse	LED1STC[15:0], register 07h	1600
t <sub>8</sub>	End of sample LED1 pulse	LED1ENDC[15:0], register 08h	3199
t <sub>9</sub>	Start of LED1 pulse	LED1LEDSTC[15:0], register 09h	1600
t <sub>10</sub>	End of LED1 pulse	LED1LEDENDC[15:0], register 0Ah	3199
t <sub>11</sub>	Start of sample LED1 ambient pulse	ALED1STC[15:0], register 0Bh	3200
t <sub>12</sub>	End of sample LED1 ambient pulse	ALED1ENDC[15:0], register 0Ch	4799
t <sub>13</sub>	Start of convert LED2 pulse	LED2CONVST[15:0], register 0Dh	2
t <sub>14</sub>	End of convert LED2 pulse	LED2CONVEND[15:0], register 0Eh Must start one AFE clock cycle after the ADC reset pulse ends.	1599
t <sub>15</sub>	Start of convert LED2 ambient pulse	ALED2CONVST[15:0], register 0Fh Must start one AFE clock cycle after the ADC reset pulse ends.	1602
t <sub>16</sub>	End of convert LED2 ambient pulse	ALED2CONVEND[15:0], register 10h	3199
t <sub>17</sub>	Start of convert LED1 pulse	LED1CONVST[15:0], register 11h Must start one AFE clock cycle after the ADC reset pulse ends.	3202
t <sub>18</sub>	End of convert LED1 pulse	LED1CONVEND[15:0], register 12h	4799
t <sub>19</sub>	Start of convert LED1 ambient pulse	ALED1CONVST[15:0], register 13h Must start one AFE clock cycle after the ADC reset pulse ends.	4802
t <sub>20</sub>	End of convert LED1 ambient pulse	ALED1CONVEND[15:0], register 14h	6399
t <sub>21</sub>	Start of first ADC conversion reset pulse	ADCRSTCNT0[15:0], register 15h	0
t <sub>22</sub>	End of first ADC conversion reset pulse	ADCRSTENDCT0[15:0], register 16h	0
t <sub>23</sub>	Start of second ADC conversion reset pulse	ADCRSTSTCT1[15:0], register 17h	1600
t <sub>24</sub>	End of second ADC conversion reset pulse	ADCRSTENDCT1[15:0], register 18h	1600
t <sub>25</sub>	Start of third ADC conversion reset pulse	ADCRSTSTCT2[15:0], register 19h	3200
t <sub>26</sub>	End of third ADC conversion reset pulse	ADCRSTENDCT2[15:0], register 1Ah	3200
t <sub>27</sub>	Start of fourth ADC conversion reset pulse	ADCRSTSTCT3[15:0], register 1Bh	4800
t <sub>28</sub>	End of fourth ADC conversion reset pulse	ADCRSTENDCT3[15:0], register 1Ch	4800
t <sub>29</sub>	End of pulse repetition period	PRPCOUNT[15:0], register 1Dh	6399


# Table 2. Clock Edge Mapping to SPI Registers



www.ti.com




(1) RED = LED2, IR = LED1.





SBAS601D - DECEMBER 2012 - REVISED MAY 2013



(1) RED = LED2, IR = LED1.

Figure 42. Relationship Between the ADC Reset and ADC Conversion Signals



AFE4400

www.ti.com

# ADC OPERATION AND AVERAGING MODULE

The ADC reset signal must be positioned at 25% intervals of the pulse repetition period (that is, 0%, 25%, 50%, and 75%). After the falling edge of the ADC reset signal, the ADC conversion phase starts (refer to Figure 42). Each ADC conversion takes 50  $\mu$ s.

The ADC operates with averaging. The averaging module averages multiple ADC samples and reduce noise to improve dynamic range because the ADC conversion time is usually shorter than 25% of the pulse repetition period. Figure 43 shows a diagram of the averaging module.




Figure 43. Averaging Module

## **Operation With Averaging**


In this mode, the ADC digital samples are accumulated and averaged after every 50 µs. At the next rising edge of the ADC reset signal, the average value (22-bit) is written into the output registers sequentially as follows (see Figure 44):

- At the 25% reset signal, the averaged 22-bit word is written to register 2Ah.
- At the 50% reset signal, the averaged 22-bit word is written to register 2Bh.
- At the 75% reset signal, the averaged 22-bit word is written to register 2Ch.
- At the next 0% reset signal, the averaged 22-bit word is written to register 2Dh. The contents of registers 2Ah and 2Bh are written to register 2Eh and the contents of registers 2Ch and 2Dh are written to register 2Fh.

At the rising edge of the ADC\_RDY signal, the contents of all six result registers can be read out.

The number of samples to be used per conversion phase is preset to 3.





NOTE: This example shows data 3 averages.

Figure 44. ADC Data with Averaging



**AFE4400** 

www.ti.com

# **RECEIVER SUBSYSTEM POWER PATH**

The block diagram in Figure 45 shows the AFE4400 Rx subsystem power routing.




Figure 45. Receive Subsystem Power Routing



## TRANSMIT SECTION

The transmit section integrates the LED driver and the LED current control section with 8-bit resolution. This integration is designed to meet a dynamic range of better than 105 dB (based on a 1-sigma LED current noise).

The LED2 and LED1 reference currents can be independently set. The current source  $(I_{LED})$  locally regulates and ensures that the actual LED current tracks the specified reference.

Two LED driver schemes are supported:

- An H-bridge drive for a two-terminal back-to-back LED package, as shown in Figure 46. The minimum Hbridge supply voltage must be 2.5 V + (maximum voltage drop across the LED).
- A push-pull drive for a three-terminal LED package; see Figure 47. The minimum external supply voltage = 2.0 V + (maximum voltage drop across the LED).




Figure 46. Transmit: H-Bridge Drive

## www.ti.com




Figure 47. Transmit: Push-Pull LED Drive for Common Anode LED Configuration

www.ti.com

## **Transmitter Power Path**

The block diagram in Figure 48 shows the AFE4400 Tx subsystem power routing.




Figure 48. Transmit Subsystem Power Routing

## LED Power Reduction During Periods of Inactivity

The diagram in Figure 49 shows how LED bias current passes 50 µA whenever LED\_ON occurs. In order to minimize power consumption in periods of inactivity, the LED\_ON control must be turned off. Furthermore, the TIMEREN bit in the CONTROL1 register should be disabled by setting the value to '0'.

Note that depending on the LEDs used, the LED may sometimes appear dimly lit even when the LED current is set to 0 mA. This appearance is because of the switching leakage currents (as shown in Figure 49) inherent to the timer function. The dimmed appearance does not effect the ambient light level measurement because during the ambient cycle, LED\_ON is turned off for the duration of the ambient measurement.




Figure 49. LED Bias Current



**AFE4400** 

# DIAGNOSTICS

www.ti.com

The device includes diagnostics to detect open or short conditions of the LED and photosensor, LED current profile feedback, and cable on or off detection.

## Photodiode-Side Fault Detection

Figure 50 shows the diagnostic for the photodiode-side fault detection.




Figure 50. Photodiode Diagnostic

www.ti.com

## **Transmitter-Side Fault Detection**

Figure 51 shows the diagnostic for the transmitter-side fault detection.




Figure 51. Transmitter Diagnostic



#### **Diagnostics Module**

The diagnostics module, when enabled, checks for nine types of faults sequentially. The results of all faults are latched in 11 separate flags. At the end of the sequence, the state of the 11 flags are combined to generate two interrupt signals: PD\_ALM for photodiode-related faults and LED\_ALM for transmit-related faults. The status of all flags can also be read using the SPI interface. Table 3 details each fault and flag used. Note that the diagnostics module requires all AFE blocks to be enabled in order to function reliably.

MODULE	SEQ.	FAULT	FLAG1	FLAG2	FLAG3	FLAG4	FLAG5	FLAG6	FLAG7	FLAG8	FLAG9	FLAG10	FLAG11
_	_	No fault	0	0	0	0	0	0	0	0	0	0	0
	1	Rx INP cable shorted to LED cable	1										
	2	Rx INM cable shorted to LED cable		1									
PD	3	Rx INP cable shorted to GND cable			1								
	4	Rx INM cable shorted to GND cable				1							
-	5	PD open or shorted					1	1					
	6	Tx OUTM line shorted to GND cable							1				
LED	7	Tx OUTP line shorted to GND cable								1			
-	8	LED open or shorted									1	1	
-	9	LED open or shorted											1

#### Table 3. Fault and Flag Diagnostics<sup>(1)</sup>

(1) Resistances below 10 k $\Omega$  are considered to be shorted.

# AFE4400

TEXAS INSTRUMENTS

### SBAS601D - DECEMBER 2012 - REVISED MAY 2013

www.ti.com

Figure 52 shows the timing for the diagnostic function.




Figure 52. Diagnostic Timing Diagram

By default, the diagnostic function takes  $t_{DIAG} = 8$  ms to complete.



AFE4400

www.ti.com

#### SERIAL PROGRAMMING INTERFACE

The SPI-compatible serial interface consists of four signals: SCLK (serial clock), SPISOMI (serial interface data output), SPISIMO (serial interface data input), and SPISTE (serial interface enable).

The serial clock (SCLK) is the serial peripheral interface (SPI) serial clock. SCLK shifts in commands and shifts out data from the device. SCLK features a Schmitt-triggered input and clocks data out on the SPISOMI. Data are clocked in on the SPISIMO pin. Even though the input has hysteresis, TI recommends keeping SCLK as clean as possible to prevent glitches from accidentally shifting the data. When the serial interface is idle, hold SCLK low.

The SPI serial out master in (SPISOMI) pin is used with SCLK to clock out the AFE4400 data. The SPI serial in master out (SPISIMO) pin is used with SCLK to clock in data to the AFE4400. The SPI serial interface enable (SPISTE) pin enables the serial interface to clock data on the SPISIMO pin in to the device.

### **READING AND WRITING DATA**


The device has a set of internal registers that can be accessed by the serial programming interface formed by the SPISTE, SCLK, SPISIMO, and SPISOMI pins.

#### Writing Data

When SPISTE is low,

- · Serially shifting bits into the device is enabled.
- Serial data (on the SPISIMO pin) are latched at every SCLK rising edge.
- The serial data are loaded into the register at every 32nd SCLK rising edge.

In case the word length exceeds a multiple of 32 bits, the excess bits are ignored. Data can be loaded in multiples of 32-bit words within a single active SPISTE pulse. The first eight bits form the register address and the remaining 24 bits form the register data. Figure 53 shows a diagram of the write timing.




#### Figure 53. AFE SPI Write Timing Diagram



#### SBAS601D – DECEMBER 2012–REVISED MAY 2013

#### **Reading Data**

The AFE4400 includes a mode where the contents of the internal registers can be read back on the SPISOMI pin. This mode may be useful as a diagnostic check to verify the serial interface communication between the external controller and the AFE. To enable this mode, first set the SPI\_READ register bit using the SPI write command, as described in the *Writing Data* section. In the next command, specify the SPI register address with the desired content to be read. Within the same SPI command sequence, the AFE outputs the contents of the specified register on the SPISOMI pin. Figure 54 shows a timing diagram for the SPI read operation.



(1) The SPI\_READ register bit must be enabled before attempting a serial readout from the AFE.

- (2) Specify the register address of the content that must be readback on bits A[7:0].
- (3) The AFE outputs the contents of the specified register on the SPISOMI pin.

#### Figure 54. AFE SPI Read Timing Diagram

#### **Register Initialization**

After power-up, the internal registers **must** be initialized to the default values. This initialization can be done in one of two ways:

- Through a hardware reset by applying a low-going pulse on the RESET pin, or
- By applying a software reset. Using the serial interface, set SW\_RESET (bit D3 in register 00h) high. This
  setting initializes the internal registers to the default values and then self-resets to '0'. In this case, the RESET
  pin is kept high (inactive).

#### AFE SPI Interface Design Considerations

Note that when the AFE4400 is deselected, the SPISOMI, CLKOUT, ADC\_RDY, PD\_ALM, LED\_ALM, and DIAG\_END digital output pins do not enter a 3-state mode. This condition, therefore, must be taken into account when connecting multiple devices to the SPI port and for power-management considerations.

# AFE REGISTER MAP

The AFE consists of a set of registers that can be used to configure it, such as receiver timings, I-V amplifier settings, transmit LED currents, and so forth. The registers and their contents are listed in Table 4. These registers can be accessed using the AFE SPI interface.

#### SBAS601D – DECEMBER 2012 – REVISED MAY 2013

# Table 4. AFE Register Map

	ADD	RESS												REGISTI	ER DAT	4										
NAME	Hex	Dec	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
CONTROLO	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SW_RST	DIAG_EN	TIM_COUNT_RST	SPI_READ
LED2STC	01	1	0	0	0	0	0	0	0	0							1	LED2S	TC[15:0]	1	1	1				+
LED2ENDC	02	2	0	0	0	0	0	0	0	0								LED2EN	IDC[15:0]							
LED2LEDSTC	03	3	0	0	0	0	0	0	0	0							L	ED2LED	STC[15:	0]						-
LED2LEDENDC	04	4	0	0	0	0	0	0	0	0							L	ED2LED	ENDC[15	:0]						-
ALED2STC	05	5	0	0	0	0	0	0	0	0								ALED2S	STC[15:0]							-
ALED2ENDC	06	6	0	0	0	0	0	0	0	0								ALED2E	NDC[15:0	)]						-
LED1STC	07	7	0	0	0	0	0	0	0	0								LED1S	TC[15:0]							-
LED1ENDC	08	8	0	0	0	0	0	0	0	0								LED1EN	IDC[15:0]							
LED1LEDSTC	09	9	0	0	0	0	0	0	0	0							L	ED1LED	STC[15:	0]						
LED1LEDENDC	0A	10	0	0	0	0	0	0	0	0							L	ED1LED	ENDC[15	:0]						
ALED1STC	0B	11	0	0	0	0	0	0	0	0								ALED1S	STC[15:0]							
ALED1ENDC	0C	12	0	0	0	0	0	0	0	0								ALED1E	NDC[15:0	)]						
LED2CONVST	0D	13	0	0	0	0	0	0	0	0							L	ED2CON	VST[15:	0]						
LED2CONVEND	0E	14	0	0	0	0	0	0	0	0							LE	ED2CON	VEND[15	5:0]						
ALED2CONVST	0F	15	0	0	0	0	0	0	0	0							A	LED2CO	NVST[15	:0]						
ALED2CONVEND	10	16	0	0	0	0	0	0	0	0							AL	ED2CON	IVEND[1	5:0]						
LED1CONVST	11	17	0	0	0	0	0	0	0	0							L	ED1CON	VST[15:	0]						
LED1CONVEND	12	18	0	0	0	0	0	0	0	0							LE	ED1CON	VEND[15	5:0]						
ALED1CONVST	13	19	0	0	0	0	0	0	0	0							А	LED1CO	NVST[15	:0]						
ALED1CONVEND	14	20	0	0	0	0	0	0	0	0							AL	ED1CON	IVEND[1	5:0]						
ADCRSTCNT0	15	21	0	0	0	0	0	0	0	0								ADCRST	CT0[15:0	)]						
ADCRSTENDCT0	16	22	0	0	0	0	0	0	0	0							A		DCT0[15:	0]						
ADCRSTSTCT1	17	23	0	0	0	0	0	0	0	0								ADCRST	CT1[15:0	0]						
ADCRSTENDCT1	18	24	0	0	0	0	0	0	0	0							A		DCT1[15:	0]						
ADCRSTSTCT2	19	25	0	0	0	0	0	0	0	0								ADCRST	CT2[15:0	)]						
ADCRSTENDCT2	1A	26	0	0	0	0	0	0	0	0							A		DCT2[15:	0]						
ADCRSTSTCT3	1B	27	0	0	0	0	0	0	0	0								ADCRST	CT3[15:0	)]						
ADCRSTENDCT3	1C	28	0	0	0	0	0	0	0	0							A		DCT3[15:	0]						
PRPCOUNT	1D	29	0	0	0	0	0	0	0	0								PRPC	T[15:0]							
CONTROL1	1E	30	0	0	0	0	0	0	0	0	0	0	0	0	CLF	almpin	[2:0]	TIMEREN	0	0	0	0	0	0	1	0
SPARE1	1F	31	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TIAGAIN	20	32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Copyright © 2012–2013, Texas Instruments Incorporated



#### SBAS601D - DECEMBER 2012-REVISED MAY 2013

# Table 4. AFE Register Map (continued)

	ADD	RESS												REGISTE	R DAT	4										1
NAME	Hex	Dec	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
TIA_AMB_GAIN	21	33	0	0	0	0		AMBD	AC[3:0]		0	STAGE2EN	0	0	0	ST	G2GAIN[	2:0]		С	F_LED[4	:0]		R	F_LED[2	2:0]
LEDCNTRL	22	34	0	0	0	0	0	0	LEDCUROFF	1		ļ	ļ	LED	1[7:0]	ł						LED	2[7:0]	L		
CONTROL2	23	35	0	0	0	0	0	0	1	0	0	0	0	0	TXBRGMOD	0	XTALDIS	1	0	0	0	0	0	PDNTX	PDNRX	PDNAFE
SPARE2	24	36	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SPARE3	25	37	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SPARE4	26	38	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RESERVED1	27	39	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RESERVED2	28	40	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ALARM	29	41	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ALMPINCLKEN	0	0	0	0	0	0	0
LED2VAL	2A	42						1				1	1	LED2V	AL[23:0]			1			1		1		1	-1
ALED2VAL	2B	43												ALED2V	'AL[23:0]											
LED1VAL	2C	44												LED1V	AL[23:0]											
ALED1VAL	2D	45												ALED1V	'AL[23:0]											
LED2-ALED2VAL	2E	46											LE	D2-ALED	02VAL[2:	3:0]										
LED1-ALED1VAL	2F	47											LE	D1-ALED	01VAL[2:	3:0]										
DIAG	30	48	0	0	0	0	0	0	0	0	0	0	0	PD_ALM	LED_ALM	LED10PEN	LED20PEN	LEDSC	OUTPSHGND	OUTNSHGND	PDOC	PDSC	INNSCGND	INPSCGND	INNSCLED	INPSCLED

SBAS601D - DECEMBER 2012-REVISED MAY 2013

#### www.ti.com

# AFE REGISTER DESCRIPTION

		CONTRO	JL0: Con	trol Regi	ster U (A	ddress =	00h, Res	set Value	= 0000h)		
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	SW_RST	DIAG_EN	TIM_ COUNT_ RST	SPI_ READ

CONTROL0: Control Register 0 (Address = 00h, Reset Value = 0000h)

This register is used for AFE software and count timer reset, diagnostics enable, and SPI read functions.

Bits D[2	3:4]	Must be	e '0'								
Bit D3		SW_RS	T: Softwa	are reset							
			action (de ware rese		,	internal	registers t	o the defa	ult values	and self-	clears
Bit D2		DIAG_E	N: Diagn	ostic ena	able						
		1 = Diag At the e	nd of the	ode is ena sequence	abled and , all fault :	status are	ostics sec stored in t self-clea	the <b>DIAG</b>			set.
Bit D1		TIM_CN	IT_RST: T	Timer cou	unter rese	ət					
					reset, req eset state		normal tim	ner operat	ion (defau	ılt after re	set)
Bit D0		SPI RE	AD: SPI r	ead							
			read is di read is er	•	efault afte	r reset)					
	LED2	STC: Sam	ple LED2	2 Start Co	ount Regi	ster (Add	dress = 01	lh, Reset	Value = 0	0000h)	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		LED2ST	C[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

This register sets the start timing value for the LED2 signal sample.

# Bits D[23:16] Must be '0'

# Bits D[15:0] LED2STC[15:0]: Sample LED2 start count

The contents of this register can be used to position the start of the sample LED2 signal with respect to the pulse repetition period (PRP), as specified in the PRPCOUNT register. The count is specified as the number of

4-MHz clock cycles. Refer to the Using the Timer Module section for details.

LED2STC[15:0]

TEXAS INSTRUMENTS

www.ti.com

SBAS601D - DECEMBER 2012 - REVISED MAY 2013

	LED2E	NDC: Sa	mple LEC	2 End Co	ount Reg	ister (Ad	dress = 0	2h, Rese	t Value =	0000h)	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		LED2EN	DC[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					LED2EN	DC[15:0]					

This register sets the end timing value for the LED2 signal sample.

Bits D[23:16] Must be '0'

# Bits D[15:0] LED2ENDC[15:0]: Sample LED2 end count

The contents of this register can be used to position the end of the sample LED2 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

### LED2LEDSTC: LED2 LED Start Count Register (Address = 03h, Reset Value = 0000h)

					0	•					
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		LED2LED	STC[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					LED2LED	STC[15:0]					

This register sets the start timing value for when the LED2 signal turns on.

### Bits D[23:16] Must be '0'

# Bits D[15:0] LED2LEDSTC[15:0]: LED2 start count

The contents of this register can be used to position the start of the LED2 with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

#### LED2LEDENDC: LED2 LED End Count Register (Address = 04h, Reset Value = 0000h)

					-	• •		•						
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12			
0	0	0	0	0	0	0	0		LED2LED	ENDC[15:0]				
D11	D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0													
	010	Da	D0	זט	00	D5	D4	D3	DZ	DI	DU			
					LED2LEDE	ENDC[15:0]								

This register sets the end timing value for when the LED2 signal turns off.

#### Bits D[23:16] Must be '0'

# Bits D[15:0] LED2LEDENDC[15:0]: LED2 end count

The contents of this register can be used to position the end of the LED2 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.



AL	ED2STC:	Sample	Ambient	LED2 Sta	art Count	Register	(Addres	s = 05h, I	Reset Val	lue = 000	0h)
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ALED2S	TC[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					ALED2S	TC[15:0]					

This register sets the start timing value for the ambient LED2 signal sample.

Bits D[23:16] Must be '0'

# Bits D[15:0] ALED2STC[15:0]: Sample ambient LED2 start count

The contents of this register can be used to position the start of the sample ambient LED2 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

ALED2ENDC: Sample Ambient LED2 End Count Register (Addres	ss = 06h, Reset Value = 0000h)
---	--------------------------------

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ALED2EN	NDC[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					ALED2E	NDC[15:0]					

This register sets the end timing value for the ambient LED2 signal sample.

### Bits D[23:16] Must be '0'

# Bits D[15:0] ALED2ENDC[15:0]: Sample ambient LED2 end count

The contents of this register can be used to position the end of the sample ambient LED2 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

#### LED1STC: Sample LED1 Start Count Register (Address = 07h, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		LED1S	TC[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					LED1S	TC[15:0]					

This register sets the start timing value for the LED1 signal sample.

#### Bits D[23:17] Must be '0'

# Bits D[16:0] LED1STC[15:0]: Sample LED1 start count

The contents of this register can be used to position the start of the sample LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of

4-MHz clock cycles. Refer to the Using the Timer Module section for details.



LED1ENDC: Sample LED1 End Count (Address = 08h, Reset Value = 0000h)												
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0		LED1EN	IDC[15:0]		
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	LED1ENDC[15:0]											

This register sets the end timing value for the LED1 signal sample.

#### Bits D[23:17] Must be '0'

### Bits D[16:0] LED1ENDC[15:0]: Sample LED1 end count

The contents of this register can be used to position the end of the sample LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of

4-MHz clock cycles. Refer to the Using the Timer Module section for details.

#### LED1LEDSTC: LED1 LED Start Count Register (Address = 09h, Reset Value = 0000h)

					-					-		
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0		LED1LED			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	LED1LEDSTC[15:0]											

This register sets the start timing value for when the LED1 signal turns on.

# Bits D[23:16] Must be '0'

# Bits D[15:0] LED1LEDSTC[15:0]: LED1 start count

The contents of this register can be used to position the start of the LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

#### LED1LEDENDC: LED1 LED End Count Register (Address = 0Ah, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0		LED1LEDENDC[15:0]			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	LED1LEDENDC[15:0]											

This register sets the end timing value for when the LED1 signal turns off.

Bits D[23:16] Must be '0'

#### Bits D[15:0] LED1LEDENDC[15:0]: LED1 end count

The contents of this register can be used to position the end of the LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.



AL	ALED1STC: Sample Ambient LED1 Start Count Register (Address = 0Bh, Reset Value = 0000h)											
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0 0 0 0 0 0 0 0 ALED1STC[15:0]											
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	ALED1STC[15:0]											

This register sets the start timing value for the ambient LED1 signal sample.

Bits D[23:16] Must be '0'

# Bits D[15:0] ALED1STC[15:0]: Sample ambient LED1 start count

The contents of this register can be used to position the start of the sample ambient LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0		ALED1ENDC[15:0]			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	ALED1ENDC[15:0]											

This register sets the end timing value for the ambient LED1 signal sample.

### Bits D[23:16] Must be '0'

# Bits D[15:0] ALED1ENDC[15:0]: Sample ambient LED1 end count

The contents of this register can be used to position the end of the sample ambient LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0		LED2CONVST[15:0]			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	LED2CONVST[15:0]											

This register sets the start timing value for the LED2 conversion.

#### Bits D[23:16] Must be '0'

# Bits D[15:0] LED2CONVST[15:0]: LED2 convert start count

The contents of this register can be used to position the start of the LED2 conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.



SBAS601D - DECEMBER 2012 - REVISED MAY 2013

I	LED2CONVEND: LED2 Convert End Count Register (Address = 0Eh, Reset Value = 0000h)												
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12		
0	0 0 0 0 0 0 0 0 LED2CONVEND[15:0]												
D11	D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0												
LED2CONVEND[15:0]													

This register sets the end timing value for the LED2 conversion.

Bits D[23:16] Must be '0'

# Bits D[15:0] LED2CONVEND[15:0]: LED2 convert end count

The contents of this register can be used to position the end of the LED2 conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ALED2CONVST[15:0]		
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ALED2CONVST[15:0]											

This register sets the start timing value for the ambient LED2 conversion.

#### Bits D[23:16] Must be '0'

### Bits D[15:0] ALED2CONVST[15:0]: LED2 ambient convert start count

The contents of this register can be used to position the start of the LED2 ambient conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

#### ALED2CONVEND: LED2 Ambient Convert End Count Register (Address = 10h, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0		ALED2CONVEND[15:0]			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	ALED2CONVEND[15:0]											

This register sets the end timing value for the ambient LED2 conversion.

Bits D[23:16] Must be '0'

#### Bits D[15:0] ALED2CONVEND[15:0]: LED2 ambient convert end count

The contents of this register can be used to position the end of the LED2 ambient conversion signal with respect to the PRP. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.



LED1CONVST: LED1 Convert Start Count Register (Address = 11h, Reset Value = 0000h)												
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0 0 0 0 0 0 0 0 0 LED1CONVST[15:0]												
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
LED1CONVST[15:0]												

This register sets the start timing value for the LED1 conversion.

Bits D[23:16] Must be '0'

# Bits D[15:0] LED1CONVST[15:0]: LED1 convert start count

The contents of this register can be used to position the start of the LED1 conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0	LED1CONVEND[15:0]				
D11	D10	D9	D8	D7	D6	D5 /END[15:0]	D4	D3	D2	D1	D0	

This register sets the end timing value for the LED1 conversion.

### Bits D[23:16] Must be '0'

### Bits D[15:0] LED1CONVEND[15:0]: LED1 convert end count

The contents of this register can be used to position the end of the LED1 conversion signal with respect to the PRP. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

#### ALED1CONVST: LED1 Ambient Convert Start Count Register (Address = 13h, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12			
0	0	0	0	0	0	0	0		ALED1CONVST[15:0]					
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			
ALED1CONVST[15:0]														

This register sets the start timing value for the ambient LED1 conversion.

# Bits D[23:16] Must be '0'

#### Bits D[15:0] ALED1CONVST[15:0]: LED1 ambient convert start count

The contents of this register can be used to position the start of the LED1 ambient conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

SBAS601D - DECEMBER 2012-REVISED MAY 2013

www.ti.com

ALED1CONVEND: LED1 Ambient Convert End Count Register (Address = 14h, Reset Value = 0000h)														
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12			
0	0	0	0	0	0	0	0	ALED1CONVEND[15:0]						
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			
ALED1CONVEND[15:0]														

This register sets the end timing value for the ambient LED1 conversion.

Bits D[23:16] Must be '0'

# Bits D[15:0] ALED1CONVEND[15:0]: LED1 ambient convert end count

The contents of this register can be used to position the end of the LED1 ambient conversion signal with respect to the PRP. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

ADCRSTCNT0: ADC Reset 0 Start Count Reg	ister (Address = 15h, Reset Value = 0000h)

D23 D22 D21 D20 D19 D18	D17	D16	D15	D14	D13	D12					
0 0 0 0 0 0	0	0	ADCRSTCNT0[15:0]								
D11 D10 D9 D8 D7 D6	D5	D4	D3	D2	D1	D0					
ADCRSTCNT0[15:0]											

This register sets the start position of the ADC0 reset conversion signal.

#### Bits D[23:16] Must be '0'

### Bits D[15:0] ADCRSTCNT0[15:0]: ADC RESET 0 start count

The contents of this register can be used to position the start of the ADC reset conversion signal (default value after reset is 0000h). Refer to the *Using the Timer Module* section for details.

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0	ADCRSTENDCT0[15:0]				
<b>D</b> 44	D40	Da	Da	D7	Do	Dr	D4	Da	Da	D4	Dâ	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
ADCRSTENDCT0[15:0]												

This register sets the end position of the ADC0 reset conversion signal.

Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTENDCT0[15:0]: ADC RESET 0 end count

The contents of this register can be used to position the end of the ADC reset conversion signal (default value after reset is 0000h). Refer to the *Using the Timer Module* section for details.



	ADCRSTSTCT1: ADC Reset 1 Start Count Register (Address = 17h, Reset Value = 0000h)												
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12		
0 0 0 0 0 0 0 0 0 ADCRSTSTCT1[15:0]													
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
ADCRSTSTCT1[15:0]													

This register sets the start position of the ADC1 reset conversion signal.

Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTSTCT1[15:0]: ADC RESET 1 start count

The contents of this register can be used to position the start of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

#### ADCRSTENDCT1: ADC Reset 1 End Count Register (Address = 18h, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12		
0	0	0	0	0	0	0	0	ADCRSTENDCT1[15:0]					
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
ADCRSTENDCT1[15:0]													

This register sets the end position of the ADC1 reset conversion signal.

# Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTENDCT1[15:0]: ADC RESET 1 end count

The contents of this register can be used to position the end of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

#### ADCRSTSTCT2: ADC Reset 2 Start Count Register (Address = 19h, Reset Value = 0000h)

						<b>U</b> (		•			,	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0	ADCRSTSTCT2[15:0]				
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
											DU	
	ADCRSTSTCT2[15:0]											

This register sets the start position of the ADC2 reset conversion signal.

#### Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTSTCT2[15:0]: ADC RESET 2 start count

The contents of this register can be used to position the start of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.



SBAS601D - DECEMBER 2012 - REVISED MAY 2013

A	ADCRSTENDCT2: ADC Reset 2 End Count Register (Address = 1Ah, Reset Value = 0000h)													
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12			
0	0	0 0 0 0 0 0 0 ADCRSTENDCT2[15:0]												
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			
	ADCRSTENDCT2[15:0]													

This register sets the end position of the ADC2 reset conversion signal.

Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTENDCT2[15:0]: ADC RESET 2 end count

The contents of this register can be used to position the end of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

#### ADCRSTSTCT3: ADC Reset 3 Start Count Register (Address = 1Bh, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12		
0	0	0	0	0	0	0	0		ADCRSTSTCT3[15:0]				
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
	ADCRSTSTCT3[15:0]												

This register sets the start position of the ADC3 reset conversion signal.

### Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTSTCT3[15:0]: ADC RESET 3 start count

The contents of this register can be used to position the start of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

#### ADCRSTENDCT3: ADC Reset 3 End Count Register (Address = 1Ch, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12		
0	0	0	0	0	0	0	0		ADCRSTENDCT3[15:0]				
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
	ADCRSTENDCT3[15:0]												

This register sets the end position of the ADC3 reset conversion signal.

#### Bits D[23:16] Must be '0'

#### Bits D[15:0] ADCRSTENDCT3[15:0]: ADC RESET 3 end count

The contents of this register can be used to position the end of the ADC reset conversion signal (default value after reset is 0000h). Refer to the *Using the Timer Module* section for details.



Р	PRPCOUNT: Pulse Repetition Period Count Register (Address = 1Dh, Reset Value = 0000h)												
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12		
0 0 0 0 0 0 0 0 0 PRPCOUNT[15:0]													
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
	PRPCOUNT[15:0]												

This register sets the device pulse repetition period count.

Bits D[23:16] Must be '0'

# Bits D[15:0] PRPCOUNT[15:0]: Pulse repetition period count

The contents of this register can be used to set the pulse repetition period (in number of clock cycles of the 4-MHz clock).

		001111		i oi negi		un coo =		ci valuc	- 000011)		
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
CLKALMPIN[2:0] TIMEREN			TIMEREN	0	0	0	0	0	0	1	0

#### CONTROL1: Control Register 1 (Address = 1Eh, Reset Value = 0000h)

This register configures the clock alarm pin and timer.

# Bits D[11:9] CLKALMPIN[2:0]: Clocks on ALM pins

Internal clocks can be brought to the PD\_ALM and LED\_ALM pins for monitoring. Note that the CLKALMPIN[2:0] register bits must be set before using this register bit. Table 5 defines the settings for the two alarm pins.

# Bit D8 TIMEREN: Timer enable

0 = Timer module is disabled and all internal clocks are off (default after reset) 1 = Timer module is enabled

Bits D[7:2]	Must be '0'
Bit D1	Must be '1'
Bit D0	Must be '0'

#### Table 5. PD\_ALM and LED\_ALM Pin Settings

CLKALMPIN[2:0]	PD_ALM PIN SIGNAL	LED_ALM PIN SIGNAL
000	Sample LED2	Sample LED1
001	LED2 pulse	LED1 pulse
010	Sample LED2	Sample LED1 pulse
011	LED2 convert	LED1 convert
100	LED2 ambient	LED1 ambient
101	No output	No output
110	No output	No output
111	No output	No output

TEXAS INSTRUMENTS

www.ti.com

SBAS601D – DECEMBER 2012 – REVISED MAY 2013	
30A3001D - DECENIBER 2012 - REVISED WAT 2013	

	SPARE1: SPARE1 Register For Future Use (Address = 1Fh, Reset Value = 0000h)													
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12			
0	0	0	0	0	0	0	0	0	0	0	0			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			
0	0	0	0	0	0	0	0	0	0	0	0			

This register is a spare register and is reserved for future use.

# Bits D[23:0] Must be '0'

TIAC	TIAGAIN: Transimpedance Amplifier Gain Setting Register (Address = 20h, Reset Value = 0000h)													
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12			
0	0	0	0	0	0	0	0	0	0	0	0			
544	<b>D</b> /0	Da	Da	57	Da	55	D.	<b>D</b> o	Do	54	<b>D</b> o			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			
0	0	0	0	0	0	0	0	0	0	0	0			

This register is reserved for factory use.

Bits D[23:0] Must be '0'



•	(Address = 21h, Reset Value = 0000h)													
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12			
0	0	0	0		AMBD	AC[3:0]		0	STAGE2 EN	0	0			
D11	D10	D9	D8	D7	D6	D5	D2	D1	D0					
0	S	FG2GAIN[2:	0]	CF_LED[4:0]					RF_LED[2:0]					

# TIA AMB GAIN: Transimpedance Amplifier and Ambient Cancellation Stage Gain Register

This register configures the ambient light cancellation amplifier gain, cancellation current, and filter corner frequency.

Bits D[23:20]	Must be '0'									
Bits D[19:16]	AMBDAC[3:0]: Ambient DAC value									
	These bits set the value of the cancellat	ion current.								
	0000 = 0 $\mu$ A (default after reset) 0001 = 1 $\mu$ A 0010 = 2 $\mu$ A 0011 = 3 $\mu$ A 0100 = 4 $\mu$ A 0101 = 5 $\mu$ A 0110 = 6 $\mu$ A 0111 = 7 $\mu$ A	$1000 = 8 \ \mu A$ $1001 = 9 \ \mu A$ $1010 = 10 \ \mu A$ 1011 = Do not use 1100 = Do not use 1101 = Do not use 1110 = Do not use 1111 = Do not use								
Bit D15	Must be '0'									
Bit D14	STAGE2EN: Stage 2 enable									
	0 = Stage 2 is bypassed (default after re 1 = Stage 2 is enabled with the gain value									
Bits D[13:11]	Must be '0'									
Bits D[10:8]	STG2GAIN[2:0]: Stage 2 gain setting									
	000 = 0  dB, or linear gain of 1 (default a 001 = 3  dB, or linear gain of 1.414 010 = 6  dB, or linear gain of 2 011 = 9  dB, or linear gain of 2.818 100 = 12  dB, or linear gain of 4 101 = Do not use 110 = Do not use 111 = Do not use	fter reset)								
Bits D[7:3]	CF_LED[4:0]: Program C <sub>F</sub> for LEDs									
	00000 = 5 pF (default after reset) 00001 = 5 pF + 5 pF 00010 = 15 pF + 5 pF	00100 = 25 pF + 5 pF 01000 = 50 pF + 5 pF 10000 = 150 pF + 5 pF								
	Note that any combination of these $C_F$ s '1'. For example, to obtain $C_F$ = 100 pF,	ettings is also supported by setting multiple bits to set D[7:3] = 01111.								
Bits D[2:0]	RF_LED[2:0]: Program R <sub>F</sub> for LEDs									
	000 = 500 kΩ 001 = 250 kΩ 010 = 100 kΩ 011 = 50 kΩ	100 = 25 kΩ 101 = 10 kΩ 110 = 1 MΩ 111 = None								

SBAS601D - DECEMBER 2012 - REVISED MAY 2013

	L		RL: LED C	Control R	egister (	Address =	22h, Re	set Value	e = 0000h	)	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	LEDCUR OFF	1	LED1[7:0]			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	LED1[7:0]						LED	2[7:0]			

This register sets the LED current range and the LED1 and LED2 drive current.

Bits D[23:18]	Must be '0'	
Bit D17	LEDCUROFF: Turns the LED current source on or off	
	0 = On (50 mA) 1 = Off	
Bit D16	Must be '1'	
Bits D[15:8]	LED1[7:0]: Program LED current for LED1 signal	
	Use these register bits to specify the LED current setting for LED1 (default after reset is 00h).	
	The nominal value of the LED current is given by Equation 3, where the full-scale LED current is 50 mA.	
Bits D[7:0]	LED2[7:0]: Program LED current for LED2 signal	
	Use these register bits to specify the LED current setting for LED2 (default after reset is 00h).	
	The nominal value of LED current is given by Equation 4, where the full-scale LED current 50 mA.	t is
$\frac{\text{LED1[7:0]}}{256} \times \text{Full-S}$	Scale Current	(3)
LED2[7:0]		( )
256 × Full-S	Scale Current	(4)



SBAS601D - DECEMBER 2012 - REVISED MAY 2013

		CONTRO	DL2: Con	trol Regi	ster 2 (Ad	ddress =	23h, Res	et Value	= 0000h)		
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	1	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
TXBRG MOD	0	XTAL DIS	1	0	0	0	0	0	PDNTX	PDNRX	PDNAFE

This register controls the LED transmitter, crystal, and the AFE, transmitter, and receiver power modes.

Bits D[2	3:18]	Must be	Must be '0'											
Bit D17		Must be	e '1'											
Bits D[1	6:12]	Must be	€ '0'											
Bit D11		TXBRG	MOD: Tx	bridge m	node									
			0 = LED driver is configured as an H-bridge (default after reset) 1 = LED driver is configured as a push-pull											
Bit D10		Must be	Must be '0'											
Bit D9		XTALDI	TALDIS: Crystal disable mode											
		XOUT p	<ul> <li>The crystal module is enabled; the 8-MHz crystal must be connected to the XIN and OUT pins</li> <li>The crystal module is disabled; an external 8-MHz clock must be applied to the XIN pin</li> </ul>											
Bit D8		Must be	Must be '1'											
Bits D[7	:3]	Must be	e '0'											
Bit D2		PDN_T	K: Tx pov	ver-down										
				vered up ( nodule is j										
Bit D1		PDN_R	X: Rx pov	wer-dowr	n									
				vered up nodule is	•	,								
Bit D0		PDN_A	FE: AFE	power-do	wn									
				owered up E is powe	•		,	Rx, and c	liagnostics	s blocks)				
	SPA	RE2: SPA	RE2 Reg	jister For	Future U	lse (Addr	ess = 24ł	n, Reset `	Value = 0	000h)				
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12			
0	0	0	0	0	0	0	0	0	0	0	0			

DLU	DLL	DEI	DLU	BIO	BIO	DII	DIO	BIO	DII	DIO	012
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0

This register is a spare register and is reserved for future use.

Bits D[23:0] Must be '0'

XAS STRUMENTS

www.ti.com

SBAS601D - DECEMBER 2012 - REVISED MAY 2013

	SPARE3: SPARE3 Register For Future Use (Address = 25h, Reset Value = 0000h)										
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	DO	Do	D7	De	DE	D4	52	<b>D</b> 2	D1	DO
D11	010	D9	D8	D7	D6	D5	D4	D3	D2	וט	D0
0	0	0	0	0	0	0	0	0	0	0	0

This register is a spare register and is reserved for future use.

#### Bits D[23:0] Must be '0'

	SPAF	RE4: SPA	RE4 Reg	ister For	Future U	se (Addr	ess = 26ł	n, Reset V	/alue = 0	000h)	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
DII	<b>D</b> 40	Do	Da	D7	Da	Dr	D4	Da	Do	D4	Do
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0

This register is a spare register and is reserved for future use.

#### Bits D[23:0] Must be '0'

RES	ERVED1:	RESER	VED1 Reg	gister Fo	r Factory	Use Only	(Addres	ss = 27h,	Reset Va	lue = XX	XXh)
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
X <sup>(1)</sup>	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
1) X = do	n't care.										

This register is reserved for factory use. Readback values vary between devices.

RES	ERVED2:	RESER	VED2 Reg	gister Fo	r Factory	Use Only	/ (Addres	ss = 28h,	Reset Va	lue = XX	XXh)
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
X <sup>(1)</sup>	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

(1) X = don't care.

This register is reserved for factory use. Readback values vary between devices.



www.ti.com							:	SBAS601D-E	DECEMBER	2012-REVISE	ED MAY 2013
		ALA	RM: Alar	m Registe	er (Addre	ess = 29h	, Reset V	alue = 00	00h)		
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	ALMPIN CLKEN	0	0	0	0	0	0	0

This register controls the Alarm pin functionality.

Bits D[23:8]	Must be '0'									
Bit D7	ALMPINCLKEN: Alarm pin clock enable									
	<ul> <li>0 = Disables the monitoring of internal clocks; the PD_ALM and LED_ALM pins function as diagnostic fault alarm output pins (default after reset)</li> <li>1 = Enables the monitoring of internal clocks; these clocks can be brought out on PD_ALM and LED_ALM selectively (depending on the value of the CLKALMPIN[2:0] register bits).</li> </ul>									
Bits D[6:0]	Must be '0'									
LED2V	AL: LED2 Digital Sample Value Register (Address = 2Ah, Reset Value = 0000h)									
D23 D22	D21 D20 D19 D18 D17 D16 D15 D14 D13 D12									

_	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
						LED2V	AL[23:0]						
	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	LED2VAL[23:0]												

#### Bits D[23:0] LED2VAL[23:0]: LED2 digital value

This register contains the digital value of the latest LED2 sample converted by the ADC. The ADC\_RDY signal goes high each time that the contents of this register are updated. The host processor must readout this register before the next sample is converted by the AFE.

					•	-	•						
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12		
					ALED2V	/AL[23:0]							
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
	ALED2VAL[23:0]												

# Bits D[23:0] ALED2VAL[23:0]: LED2 ambient digital value

This register contains the digital value of the latest LED2 ambient sample converted by the ADC. The ADC\_RDY signal goes high each time that the contents of this register are updated. The host processor must readout this register before the next sample is converted by the AFE.



SBAS601D – DECEMBER 2012 – REVISED MAY 2013

#### LED1VAL: LED1 Digital Sample Value Register (Address = 2Ch, Reset Value = 0000h) D23 D22 D21 D20 D19 D18 D17 D16 D15 D14 D13 D12 LED1VAL[23:0] D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 LED1VAL[23:0]

### Bits D[23:0] LED1VAL[23:0]: LED1 digital value

This register contains the digital value of the latest LED1 sample converted by the ADC. The ADC\_RDY signal goes high each time that the contents of this register are updated. The host processor must readout this register before the next sample is converted by the AFE.

#### ALED1VAL: Ambient LED1 Digital Sample Value Register (Address = 2Dh, Reset Value = 0000h)

			-	-	-	-	•				•
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
					ALED1V	/AL[23:0]					
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	010	D9	D0	זט	D0	D5	D4	D3	DZ	וס	DU
					ALED1V	/AL[23:0]					
					7.222.1	, =[==:=]					

### Bits D[23:0] ALED1VAL[23:0]: LED1 ambient digital value

This register contains the digital value of the latest LED1 ambient sample converted by the ADC. The ADC\_RDY signal goes high each time that the contents of this register are updated. The host processor must readout this register before the next sample is converted by the AFE.

#### LED2-ALED2VAL: LED2-Ambient LED2 Digital Sample Value Register (Address = 2Eh, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12		
	LED2-ALED2VAL[23:0]												
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
	LED2-ALED2VAL[23:0]												

#### Bits D[23:0] LED2-ALED2VAL[23:0]: (LED2 – LED2 ambient) digital value

This register contains the digital value of the LED2 sample after the LED2 ambient is subtracted. The host processor must readout this register before the next sample is converted by the AFE.

Note that this value is inverted when compared to waveforms shown in many publications.

#### LED1-ALED1VAL: LED1-Ambient LED1 Digital Sample Value Register (Address = 2Fh, Reset Value = 0000h)

			•								
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
					LED1-ALED	01VAL[23:0]					
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	DIU	D3	DO	Di		-		05	02		DU
					LED1-ALED	01VAL[23:0]					

#### Bits D[23:0] LED1-ALED1VAL[23:0]: (LED1 – LED1 ambient) digital value

This register contains the digital value of the LED1 sample after the LED1 ambient is subtracted from it. The host processor must readout this register before the next sample is converted by the AFE.

Note that this value is inverted when compared to waveforms shown in many publications.

TEXAS INSTRUMENTS

www.ti.com

SBAS601D - DECEMBER 2012 - REVISED MAY 2013

		DIAG: Di	agnostic	s Flag Re	egister (A	ddress =	30h, Res	set Value	= 0000h)	1	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	PD_ALM
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
LED_ ALM	LED1 OPEN	LED2 OPEN	LEDSC	OUTPSH GND	OUTNSH GND	PDOC	PDSC	INNSC GND	INPSC GND	INNSC LED	INPSC LED

This register is read only. This register contains the status of all diagnostic flags at the end of the diagnostics sequence. The end of the diagnostics sequence is indicated by the signal going high on DIAG\_END pin.

Read only
PD_ALM: Power-down alarm status diagnostic flag
This bit indicates the status of PD_ALM (and the PD_ALM pin). 0 = No fault (default after reset) 1 = Fault present
LED_ALM: LED alarm status diagnostic flag
This bit indicates the status of LED_ALM (and the LED_ALM pin). 0 = No fault (default after reset) 1 = Fault present
LED1OPEN: LED1 open diagnostic flag
This bit indicates that LED1 is open. 0 = No fault (default after reset) 1 = Fault present
LED2OPEN: LED2 open diagnostic flag
This bit indicates that LED2 is open. 0 = No fault (default after reset) 1 = Fault present
LEDSC: LED short diagnostic flag
This bit indicates an LED short. 0 = No fault (default after reset) 1 = Fault present
OUTPSHGND: OUTP to GND diagnostic flag
This bit indicates that OUTP is shorted to the GND cable. 0 = No fault (default after reset) 1 = Fault present
OUTNSHGND: OUTN to GND diagnostic flag
This bit indicates that OUTN is shorted to the GND cable. 0 = No fault (default after reset) 1 = Fault present
PDOC: PD open diagnostic flag
This bit indicates that PD is open. 0 = No fault (default after reset) 1 = Fault present
PDSC: PD short diagnostic flag
This bit indicates a PD short. 0 = No fault (default after reset) 1 = Fault present

TEXAS INSTRUMENTS

www.ti.com

SBAS601D - DECEMBER 2012 - REVISED MAY 2013

Bit D3	INNSCGND: INN to GND diagnostic flag
	This bit indicates a short from the INN pin to the GND cable. 0 = No fault (default after reset) 1 = Fault present
Bit D2	INPSCGND: INP to GND diagnostic flag
	This bit indicates a short from the INP pin to the GND cable. 0 = No fault (default after reset) 1 = Fault present
Bit D1	INNSCLED: INN to LED diagnostic flag
	This bit indicates a short from the INN pin to the LED cable. 0 = No fault (default after reset) 1 = Fault present
Bit D0	INPSCLED: INP to LED diagnostic flag
	This bit indicates a short from the INP pin to the LED cable. 0 = No fault (default after reset)

1 = Fault present



19-May-2013

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
AFE4400RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	AFE4400	Samples
AFE4400RHAT	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	AFE4400	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AFE4400RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2
AFE4400RHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

29-May-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AFE4400RHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
AFE4400RHAT	VQFN	RHA	40	250	210.0	185.0	35.0

# **MECHANICAL DATA**



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

- Β. This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) Package configuration. C.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Ε.
- F. Package complies to JEDEC MO-220 variation VJJD-2.



# RHA (S-PVQFN-N40)


# PLASTIC QUAD FLATPACK NO-LEAD

# THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




B. The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.



RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated