

SBVS103C-APRIL 2008-REVISED NOVEMBER 2008

LOW QUIESCENT CURRENT, PROGRAMMABLE DELAY SUPERVISORY CIRCUIT

FEATURES

- Power-On Reset Generator With Adjustable Delay Time: 1.25 ms to 10 s
- Very Low Quiescent Current: 2.4 μ A Typical
- High Threshold Accuracy: 0.5% Typical
- Fixed Threshold Voltages for Standard Voltage Rails from 0.9 V to 5 V and Adjustable Voltage Down to 0.4 V Are Available
- Manual Reset (MR) Input
- Open-Drain RESET Output
- Temperature Range: –55°C to 125°C
- Small SOT23 Package

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C) Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability


APPLICATIONS

- DSP or Microcontroller Applications
- Notebook/Desktop Computers
- PDAs/Hand-Held Products
- Portable/Battery Powered Products
- FPGA/ASIC Applications
- (1) Custom temperature ranges available

DESCRIPTION/ORDERING INFORMATION

The TPS3808xxx family <u>of microprocessor</u> supervisory circuits monitors system voltages from 0.4 V to 5.0 V, asserting an open-drain RESET signal when the <u>SENSE</u> voltage drops below a preset threshold or when the manual reset (MR) pin drops to a logic low. The RESET output remains low for the user-adjustable delay time after the SENSE voltage and manual reset (MR) return above the respective thresholds.

The TPS3808 uses a precision reference to achieve 0.5% threshold accuracy for $V_{IT} \le 3.3$ V. The reset delay time can be set to 20 ms by disconnecting the C_T pin, 300 ms by connecting the C_T pin to V_{DD} using a resistor, or can be user-adjusted between 1.25 ms and 10 s by connecting the C_T pin to an external capacitor. The TPS3808 has a very low typical quiescent current of 2.4 μ A, so it is well-suited to battery-powered applications. It is available in a small SOT23 package, and is fully specified over a temperature range of -55°C to +125°C (T_J).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

TPS3808-EP

SBVS103C-APRIL 2008-REVISED NOVEMBER 2008

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT ⁽²⁾	NOMINAL SUPPLY VOLTAGE ⁽³⁾	THRESHOLD VOLTAGE (VIT)	TOP-SIDE MARKING
TPS3808G01MDBVTEP	Adjustable	0.405 V	NXS
TPS3808G09MDBVTEP ⁽⁴⁾	0.9 V	0.84 V	PREVIEW
TPS3808G12MDBVTEP ⁽⁴⁾	1.2 V	1.12 V	PREVIEW
TPS3808G125MDBVTEP ⁽⁴⁾	1.25 V	1.16 V	PREVIEW
TPS3808G15MDBVTEP ⁽⁴⁾	1.5 V	1.40 V	PREVIEW
TPS3808G18MDBVTEP ⁽⁴⁾	1.8 V	1.67 V	PREVIEW
TPS3808G25MDBVTEP ⁽⁴⁾	2.5 V	2.33 V	PREVIEW
TPS3808G30MDBVTEP ⁽⁴⁾	3.0 V	2.79 V	PREVIEW
TPS3808G33MDBVREP	3.3 V	3.07 V	СНК
TPS3808G50MDBVTEP ⁽⁴⁾	5.0 V	4.65 V	PREVIEW

ORDERING INFORMATION⁽¹⁾

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com. Devices are shipped on tape and reel with either 250 units per reel (part numbers ending with 'TEP') or 3000 units per reel (part numbers ending with 'REP').

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) Custom threshold voltages from 0.82 V to 3.3 V, 4.4 V to 5.0 V are available through the use of factory EEPROM programming. Minimum order quantities apply. Contact factory for details and availability.

(4) Product Preview. Contact your TI sales representative for availability.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating junction temperature range, unless otherwise noted.

	TPS3808	UNIT
Input voltage range, V _{DD}	-0.3 to 7.0	V
C _T voltage range, V _{CT}	-0.3 to V _{DD} + 0.3	V
Other voltage ranges: V _{RESET} , V _{MR} , V _{SENSE}	-0.3 to 7	V
RESET pin current	5	mA
Operating junction temperature range, T _J ⁽²⁾	-55 to +150	°C
Storage temperature range, T _{stg}	-65 to +150	°C
ESD rating, HBM	2	kV
ESD rating, CDM	500	V

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

2

www.ti.com



SBVS103C-APRIL 2008-REVISED NOVEMBER 2008

www.ti.com

ELECTRICAL CHARACTERISTICS

 $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 6.5 \text{ V}, \text{ R}_{\text{LRESET}} = 100 \text{ k}\Omega, \text{ C}_{\text{LRESET}} = 50 \text{ pF}, \text{ over operating temperature range } (\text{T}_{\text{J}} = -55^{\circ}\text{C to } +125^{\circ}\text{C}), \text{ unless otherwise noted. Typical values are at } \text{T}_{\text{J}} = +25^{\circ}\text{C}.$

	PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{DD}	Input supply range			1.7		6.5	V	
I ==	Supply current (current into V_{DD} pin)		$\frac{V_{DD}}{MR} = 3.3 \text{ V}, \overline{\text{RESET}}$ not asserted MR, RESET, C _T open		2.4	5.0	μA	
I _{DD}			$\frac{V_{DD}}{MR} = 6.5 \text{ V}, \overline{\text{RESET}}$ not asserted MR, RESET, C _T open		2.7	6.0	μΑ	
V	Low-level output voltage		1.3 V \leq V _{DD} $<$ 1.8 V, I _{OL} = 0.4 mA			0.3	V	
V _{OL}		je	$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 6.5 \text{ V}, \text{ I}_{\text{OL}} = 1.0 \text{ mA}$			0.4	V	
	Power-up reset voltage	ə ⁽¹⁾	V_{OL} (max) = 0.2 V, $I_{\overline{RESET}}$ = 15 μ A			0.8	V	
		TPS3808G01		-2.0	±1.0	+2.0		
V _{IT}	Negative-going input threshold accuracy	$V_{IT} \le 3.3 V$		-1.7	±0.5	+1.7	%	
		$3.3~\textrm{V} < \textrm{V}_{\textrm{IT}} \leq 5.0~\textrm{V}$		-2.0	±1.0	+2.0		
	Liveteresis on V nin	TPS3808G01			1.5	3.0	0/\/	
V _{HYS}	Hysteresis on V _{IT} pin	Fixed versions			1.0	2.5	%V _{IT}	
R _{MR}	MR Internal pullup resi	stance		70	90		kΩ	
1	Input current at ENSE SENSE pin	TPS3808G01	$V_{SENSE} = V_{IT}$	-25		25	nA	
SENSE		E pin Fixed versions V _{SENSE} = 6.5 V			1.7		μA	
I _{OH}	RESET leakage current		$V_{\overline{\text{RESET}}} = 6.5 \text{ V}, \overline{\text{RESET}} \text{ not asserted}$			300	nA	
<u> </u>	Input capacitance,	C _T pin	$V_{IN} = 0 V \text{ to } V_{DD}$		5		pF	
C _{IN}	any pin	Other pins $V_{IN} = 0 V \text{ to } 6.5 V$			5		рг	
V _{IL}	MR logic low input			0		$0.3 V_{DD}$	V	
V _{IH}	MR logic high input			0.7 V _{DD}		V_{DD}	v	
•	Input pulse width to	SENSE	$V_{IH} = 1.05 V_{IT}, V_{IL} = 0.95 V_{IT}$		20			
t _w	RESET	MR	$V_{IH}=0.7~V_{DD},~V_{IL}=0.3~V_{DD}$		0.001		μs	
		C _T = Open		12	20	29	ms	
+	DESET dolay time	$C_T = V_{DD}$	- See Timing Diagram	180	300	440	ms	
t _d	RESET delay time	$C_T = 100 \text{ pF}$		0.75	1.25	1.8	ms	
		C _T = 180 nF		0.7	1.2	1.8	S	
	Propagation delay	MR to RESET	$V_{IH} = 0.7 \ V_{DD}, \ V_{IL} = 0.3 \ V_{DD}$		150	_	ns	
t _{pHL}	High-to-low level RESET delay	SENSE to RESET	$V_{IH} = 1.05 V_{IT}, V_{IL} = 0.95 V_{IT}$		20		μs	
θ_{JA}	Thermal resistance, ju	nction-to-ambient			290		°C/W	


(1) The lowest supply voltage (V_{DD}) at which $\overline{\text{RESET}}$ becomes active. $T_{rise(VDD)} \ge 15 \,\mu\text{s/V}$.


TEXAS INSTRUMENTS

www.ti.com

SBVS103C-APRIL 2008-REVISED NOVEMBER 2008

FUNCTIONAL BLOCK DIAGRAMS









Table 1. TERMINAL FUNCTIONS

TERMINAL		
NAME	SOT23 (DBV) PIN NO.	DESCRIPTION
RESET	1	RESET is an open-drain output that is driven to a low impedance state when RESET is asserted (either the SENSE input is lower than the threshold voltage (V _{IT}) or the MR pin is set to a logic low). RESET remains low (asserted) for the reset period after both SENSE is above V _{IT} and MR is set to a logic high. A pullup resistor from 10 kΩ to 1 MΩ should be used on this pin, and allows the reset pin to attain voltages higher than V _{DD} .
GND	2	Ground
MR	3	Driving the manual reset pin (\overline{MR}) low asserts \overline{RESET} . \overline{MR} is internally tied to V_{DD} by a 90k Ω pullup resistor.
CT	4	Reset period programming pin. Connecting this pin to V_{DD} through a 40-k Ω to 200-k Ω resistor or leaving it open results in fixed delay times (see Electrical Characteristics). Connecting this pin to a ground referenced capacitor \geq 100 pF gives a user-programmable delay time. See the <i>Selecting the Reset Delay Time</i> section for more information.
SENSE	5	This pin is connected to the voltage to be monitored. If the voltage at this terminal drops below the threshold voltage V_{IT} , then RESET is asserted.
V _{DD}	6	Supply voltage. It is good analog design practice to place a 0.1-µF ceramic capacitor close to this pin.

PIN ASSIGNMENTS



SBVS103C-APRIL 2008-REVISED NOVEMBER 2008



Time

Figure 2. TPS3808 Timing Diagram Showing $\overline{\text{MR}}$ and SENSE Reset Timing

TRUTH TABLE

MR	SENSE > V _{IT}	RESET
L	0	L
L	1	L
Н	0	L
Н	1	Н


SBVS103C-APRIL 2008-REVISED NOVEMBER 2008



www.ti.com



At T_J = +25°C, V_{DD} = 3.3 V, R_{LRESET} = 100k Ω , and C_{LRESET} = 50pF, unless otherwise noted.



Copyright © 2008, Texas Instruments Incorporated

Product Folder Link(s): TPS3808-EP






SBVS103C-APRIL 2008-REVISED NOVEMBER 2008

TYPICAL CHARACTERISTICS (continued)

At T_J = +25°C, V_{DD} = 3.3 V, R_{LRESET} = 100k Ω , and C_{LRESET} = 50pF, unless otherwise noted.





DEVICE OPERATION

The TPS3808 microprocessor supervisory product family is designed to assert a RESET signal when either the SENSE pin voltage drops below V_{IT} or the manual reset (MR) is driven low. The RESET output remains asserted for a user-adjustable time after both the manual reset (MR) and SENSE voltages return above the respective thresholds. A broad range of voltage threshold and reset delay time adjustments are available, allowing these devices to be used in a wide array of applications. Reset threshold voltages can be factory-set from 0.82 V to 3.3 V or from 4.4 V to 5.0 V, while the TPS3808G01 can be set to any voltage above 0.405 V using an external resistor divider. Two preset delay times are also user-selectable: connecting the $C_{\rm T}$ pin to $V_{\rm DD}$ results in a 300ms reset delay, while leaving the C_T pin open yields a 20-ms reset delay. In addition, connecting a capacitor between $C_{\rm T}$ and GND allows the designer to select any reset delay period from 1.25 ms to 10 s.

RESET OUTPUT

A typical application of the TPS3808G25 used with the OMAP1510 processor is shown in Figure 10. The open-drain RESET output is typically connected to the RESET input of a microprocessor. A pullup resistor must be used to hold this line high when RESET is not asserted. The RESET output is undefined for voltage below 0.8 V, but this is normally not a problem since most microprocessors do not function below this voltage. RESET remains high (unasserted) as long as SENSE is above its threshold (V_{IT}) and the manual reset (MR) is logic high. If either SENSE falls below V_{IT} or MR is driven low, RESET is asserted, driving the RESET pin to a low impedance.




Figure 10. Typical Application of the TPS3808 with an OMAP Processor

Once $\overline{\text{MR}}$ is again logic high and SENSE is above V_{IT} + V_{HYS} (the threshold hysteresis), a delay circuit is enabled which holds RESET low for a specified reset delay period. Once the reset delay has expired, the RESET pin goes to a high impedance state. The pullup resistor from the open-drain RESET to the

supply line can be used to allow the reset signal for the microprocessor to have a voltage higher than V_{DD} (up to 6.5 V). The pullup resistor should be no smalle<u>r than 1</u>0 k Ω as a result of the finite impedance of the RESET line.

SENSE INPUT

The SENSE input provides a terminal at which any system voltage can be monitored. If the voltage on this pin drops below V_{IT} , then RESET is asserted. The comparator has a built-in hysteresis to ensure smooth RESET assertions and de-assertions. It is good analog design practice to put a 1-nF to 10-nF bypass capacitor on the SENSE input to reduce sensitivity to transients and layout parasitics.

The TPS3808G01 can be used to monitor any voltage rail down to 0.405 V using the circuit shown in Figure 11.





Figure 11. Using the TPS3808G01 to Monitor a User-Defined Threshold Voltage

MANUAL RESET (MR) INPUT

The manual reset ($\overline{\text{MR}}$) input allows a processor or other logic circuits to initiate a reset. A logic low (0.3 V_{DD}) on MR causes RESET to assert. After MR returns to a logic high and SENSE is above its reset threshold, RESET is de-asserted after the user defined reset delay expires. Note that MR is internally tied to V_{DD} using a 90-k Ω resistor so this pin can be left unconnected if MR will not be used.

See Figure 12 for how $\overline{\text{MR}}$ can be used to monitor multiple system voltages. Note that if the logic signal driving $\overline{\text{MR}}$ does not go fully to V_{DD}, there will be some additional current draw into V_{DD} as a result of the internal pullup resistor on $\overline{\text{MR}}$. To minimize current draw, a logic-level FET can be used as illustrated in Figure 13.










Figure 13. Using an External MOSFET to Minimize I_{DD} When MR Signal Does Not Go to V_{DD}

SELECTING THE RESET DELAY TIME

<u>The TPS3808</u> has three options for setting the RESET delay time as shown in Figure 14. Figure 14a shows the configuration for a fixed 300-ms typical delay time by tying C_T to V_{DD} ; a resistor from 40 k Ω to 200 k Ω must be used. Supply current is not

affected by the choice of resistor. Figure 14b shows a fixed 20-ms delay time by leaving the C_T pin open. Figure 14c shows a ground referenced capacitor connected to C_T for a user-defined program time between 1.25 ms and 10 s.

SBVS103C-APRIL 2008-REVISED NOVEMBER 2008

The capacitor C_T should be \geq 100 pF nominal value in order for the TPS3808xxx to recognize that the capacitor is present. The capacitor value for a given delay time can be calculated using the following equation:

$$C_{T} (nF) = [t_{D} (s) - 0.5 \times 10^{-3} (s)] \times 175$$
 (1)

The reset delay time is determined by the time it takes an on-chip precision 220-nA current source to <u>charge</u> the external capacitor to 1.23 V. When a RESET is asserted the capacitor is discharged. When the RESET conditions are cleared, the internal current source is enabled and begins to charge the external capacitor. When the voltage on this capacitor reaches 1.23 V, RESET is deasserted. Note that a low-leakage type capacitor such as a ceramic should be used, and that stray capacitance around this pin may cause errors in the reset delay time.

IMMUNITY TO SENSE PIN VOLTAGE TRANSIENTS

The TPS3808 is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients is dependent on threshold overdrive, as shown in the *Maximum Transient Duration at Sense vs Sense Threshold Overdrive Voltage* graph (Figure 6) in the Typical Characteristics section.




Figure 14. Configuration Used to Set the RESET Delay Time

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS3808G01MDBVTEP	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G33MDBVREP	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/08607-01XE	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/08607-09XE	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3808G01MDBVTEP	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G33MDBVREP	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

20-Jul-2010



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3808G01MDBVTEP	SOT-23	DBV	6	250	203.0	203.0	35.0
TPS3808G33MDBVREP	SOT-23	DBV	6	3000	203.0	203.0	35.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- È. Falls within JEDEC MO-178 Variation AB, except minimum lead width.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated