

SBVS167-JUNE 2011

## 400mA Low-Dropout Regulator for C2000™

Check for Samples: TPS73619

### FEATURES

- Optimal Output Voltage for Core Rail of C2000
- Good Line/Load Transient Response for MCUs
- 400mA LDO Voltage Regulator with Enable
- Very Low Dropout Voltage: 75mV (typ) at 400mA
- Reverse Current Protection
- Stable with or without Output Capacitor
- 1% Overall Accuracy Over Line, Load, and Temperature
- Available in 8-Pin SON-8 Package

## **APPLICATIONS**

C2000 Core Power Rail Supply

## DESCRIPTION

The TPS73619 is a low-dropout (LDO) voltage regulator that offers very good line and load transient response, even without the use of an output capacitor. The TPS73619 is suitable for driving the C2000 MCUs from Texas Instruments. These devices offer very low voltage, thereby reducing power loss.

In combination with a voltage supervisor such as the TPS3808G19 or TPS3808G01, the TPS73619 can deliver tight  $V_{CORE}$  voltage and generate accurate power-good signals that meet or exceed power requirements for the C2000.

The TPS73619 is available in an 8-pin SON-8 package.

**DRB PACKAGE** 




Figure 1. Typical Application

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. C2000 is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



www.ti.com

#### SBVS167-JUNE 2011

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
TPS736 <b>xx <i>yy yz</i></b>	<b>XX</b> is nominal output voltage (for example, $25 = 2.5V$ , $01 = Adjustable^{(3)}$ ).
	YYY is package designator. Z is package quantity.

(1) For the most current specification and package information, refer to the Package Option Addendum located at the end of this datasheet or see the TI website at www.ti.com.

(2) Most output voltages of 1.25V and 1.3V to 5.0V in 100mV increments are available on a quick-turn basis using innovative factory EEPROM programming. Minimum order quantities apply; contact factory for details and availability.

(3) For fixed 1.20V operation, tie FB to OUT.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

PARAMETER	TPS73619	UNIT			
V <sub>IN</sub> range	-0.3 to 6.0	V			
V <sub>EN</sub> range	-0.3 to 6.0	V			
V <sub>OUT</sub> range	-0.3 to 5.5	V			
V <sub>NR</sub> , V <sub>FB</sub> range	-0.3 to 6.0	V			
Peak output current	Internally limited				
Output short-circuit duration	Indefinite				
Continuous total power dissipation	See Thermal Information 1	able			
Junction temperature range, T <sub>J</sub>	-55 to +150	°C			
Storage temperature range	-65 to +150	°C			
ESD rating, HBM	2	kV			
ESD rating, CDM	500	V			

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.



#### THERMAL INFORMATION

		TPS73619 <sup>(3)</sup>	
	THERMAL METRIC <sup>(1)(2)</sup>	DRB	UNITS
		8 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(4)</sup>	47.8	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance <sup>(5)</sup>	83	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(6)</sup>	N/A	°C 141
Ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(7)</sup>	2.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(8)</sup>	17.8	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance <sup>(9)</sup>	12.1	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953A.
 For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

(2) For internal estimates of this device based on FCD copper area, see the FFFCD merinal calculator.
 (3) Thermal data for the DRB, DCQ, and DRV packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:

(a) The exposed pad is connected to the PCB ground layer through a 2x2 thermal via array.

(b) The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.
 (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in × 3in copper area. To understand the effects of the copper area on thermal performance, see the *Power Dissipation* section of this data sheet.

(4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(7) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain  $\theta_{JA}$  using a procedure described in JESD51-2a (sections 6 and 7).

(8) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain  $\theta_{JA}$  using a procedure described in JESD51-2a (sections 6 and 7).

(9) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



#### SBVS167 - JUNE 2011

#### **ELECTRICAL CHARACTERISTICS**

Over operating temperature range (T<sub>J</sub> =  $-40^{\circ}$ C to  $+125^{\circ}$ C), V<sub>IN</sub> = 24V, I<sub>OUT</sub> = 10mA, V<sub>EN</sub> = 1.7V, and C<sub>OUT</sub> =  $0.1\mu$ F, unless otherwise noted. Typical values are at T<sub>J</sub> =  $+25^{\circ}$ C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
V <sub>IN</sub>	Input voltage	range		2.1		5.5	V	
		Nominal	$T_J = +25^{\circ}C$	-0.5		+0.5		
V <sub>OUT</sub>	Accuracy	over $V_{\text{IN}},~I_{\text{OUT}},$ and T	$V_{OUT}$ + 0.5V ≤ $V_{IN}$ ≤ 5.5V; 10mA ≤ $I_{OUT}$ ≤ 400mA	-1.0	±0.5	+1.0	%	
ΔV <sub>OUT</sub> %/ΔV <sub>IN</sub>	Line regulation	า	$V_{O(nom)} + 0.5V \le V_{IN} \le 5.5V$		0.01		%/V	
A)/ 0//Al	Lood regulatio	~	$1mA \le I_{OUT} \le 400mA$		0.002		%/mA	
ΔV <sub>OUT</sub> %/ΔΙ <sub>OUT</sub>	Load regulation	)() )	10mA ≤ I <sub>OUT</sub> ≤ 400mA		0.0005		%/IIIA	
V <sub>DO</sub>	Dropout voltag (V <sub>IN</sub> = V <sub>OUT(no</sub>		I <sub>OUT</sub> = 400mA		75	200	mV	
Z <sub>O</sub> (DO)	Output impeda	ance in dropout	$1.7V \le V_{IN} \le V_{OUT} + V_{DO}$		0.25		Ω	
1	Output curren	t limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}$	400	650	800	mA	
I <sub>CL</sub>	Output curren		$3.6 V \leq V_{IN} \leq 4.2 V,  0^\circ C \leq T_J \leq +70^\circ C$	500		800	mA	
I <sub>SC</sub>	Short-circuit current		V <sub>OUT</sub> = 0V		450		mA	
I <sub>REV</sub>	Reverse leakage current <sup>(1)</sup> (-I <sub>IN</sub> )		$V_{EN} \le 0.5V, \ 0V \le V_{IN} \le V_{OUT}$		0.1	10	μA	
		ant and	$I_{OUT} = 10 \text{mA} (I_Q)$		400	550		
GND	GND pin current		I <sub>OUT</sub> = 400mA		800	1000	μA	
I <sub>SHDN</sub>	Shutdown current (I <sub>GND</sub> )		$V_{EN} \le 0.5V$ , $V_{OUT} \le V_{IN} \le 5.5$ , -40°C $\le T_J \le +100°C$		0.02	1	μA	
PSRR	Power-supply	rejection ratio	f = 100Hz, I <sub>OUT</sub> = 400mA		58		dB	
PSKK	(ripple rejectio	n)	f = 10KHz, I <sub>OUT</sub> = 400mA		37		иБ	
V	Output noise	voltage	$C_{OUT} = 10 \mu F$ , No $C_{NR}$		$27 \times V_{OUT}$			
V <sub>N</sub>	BW = 10Hz -	100KHz	$C_{OUT} = 10 \mu F, C_{NR} = 0.01 \mu F$	C <sub>NR</sub> = 0.01μF 8.5 × V <sub>OUT</sub>			μV <sub>RMS</sub>	
t <sub>STR</sub>	Startup time		$\label{eq:VOUT} \begin{array}{l} V_{OUT} = 3V, \ R_{L} = 30\Omega \ C_{OUT} = 1\muF, \\ C_{NR} = 0.01\muF \end{array}$	600			μs	
V <sub>EN</sub> (HI)	EN pin high (e	enabled)		1.7		V <sub>IN</sub>	V	
V <sub>EN</sub> (LO)	EN pin low (sł	nutdown)		0		0.5	V	
I <sub>EN</sub> (HI)	EN pin curren	t (enabled)	V <sub>EN</sub> = 5.5V		0.02	0.1	μA	
T	Thormal abut	lown tomporature	Shutdown, temperature increasing		+160		°C	
T <sub>SD</sub>	mermai snuto	lown temperature	Reset, temperature decreasing		+140			
TJ	Operating june	ction temperature		-40		+125	°C	


(1) Fixed-voltage versions only; refer to Applications section for more information.



SBVS167-JUNE 2011

www.ti.com

## FUNCTIONAL BLOCK DIAGRAM





#### **PIN CONFIGURATION**

DRB PACKAGE 3mm x 3mm SON (TOP VIEW)							
UT	11[-	8	IN				
I/C	2	7	N/C				

1][][8	<u>IN</u>
2]	N/C
3	5 N/C
41	EN
	2

#### **PIN DESCRIPTIONS**

NAME	3x3 SON (DRB) PIN NO.	DESCRIPTION
IN	8	Input supply
GND	4, Pad	Ground
EN	5	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to the Shutdown section under Applications Information for more details. EN can be connected to IN if not used.
NR	3	Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, reducing output noise to very low levels.
FB	3	Adjustable voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.
OUT	1	Output of the Regulator. There are no output capacitor requirements for stability.

SBVS167-JUNE 2011

0

50

100

150

200

I<sub>OUT</sub> (mA) Figure 5.

**OUTPUT VOLTAGE ACCURACY HISTOGRAM** 

250


300

350

400




For all voltage versions, at  $T_J = +25^{\circ}C$ ,  $V_{IN} = 24V$ ,  $I_{OUT} = 10mA$ ,  $V_{EN} = 1.7V$ , and  $C_{OUT} = 0.1\mu$ F, unless otherwise noted.



LOAD REGULATION


30  $I_{OUT} = 10 \text{mA}$ 25 20






2.0 2.5

**DROPOUT VOLTAGE vs TEMPERATURE** 



**OUTPUT VOLTAGE DRIFT HISTOGRAM** 





+25°C

4.0

4.5

3.0 3.5 www.ti.com

LINE REGULATION

+125°C




SBVS167-JUNE 2011




#### **TYPICAL CHARACTERISTICS (continued)**


For all voltage versions, at  $T_J = +25^{\circ}C$ ,  $V_{IN} = 24V$ ,  $I_{OUT} = 10mA$ ,  $V_{EN} = 1.7V$ , and  $C_{OUT} = 0.1\mu$ F, unless otherwise noted. **GROUND PIN CURRENT vs OUTPUT CURRENT GROUND PIN CURRENT vs TEMPERATURE** 














Figure 10.

CURRENT LIMIT vs Vout (FOLDBACK)






Figure 12.




#### **CURRENT LIMIT vs TEMPERATURE**


				0.01				
100	1k	10k	100k	10	100	1k	10k	100k
	Frequency (Hz)					Frequency (Hz)		
	Figure 17.					Figure 18.		
RMS NO	ISE VOLTAGE	vs C <sub>OUT</sub>			RMS N	OISE VOLTAG	E vs C <sub>NR</sub>	
				140 V <sub>OUT</sub> =	5 0V			
				120	7774			
UT = 5.0V				100				
UT = 3.3V				80 V <sub>OUT</sub> =	3.3V			
				(S 80 V <sub>OUT</sub> =				
				40 V <sub>OUT</sub> =	1 5V			
<sub>UT</sub> = 1.5V								
<sub>R</sub> = 0.01μF				20 C <sub>OUT</sub> =	ομF		•••••	
Hz < Frequency <				0	Frequency			
	1 C <sub>OUT</sub> (μF)		10	1р	10p	100p C <sub>NR</sub> (F)	1n	10n
	Figure 19.					Figure 20.		
	rigure 15.					rigure 20.		





10

0 0.1









40


35

30

25

NOISE SPECTRAL DENSITY  $C_{NR} = 0.01 \mu F$ 

PSRR (RIPPLE REJECTION) vs  $V_{IN} - V_{OUT}$ 



SBVS167-JUNE 2011














Figure 25.

Figure 26.


SBVS167-JUNE 2011





 $C_{FB}(F)$ 


Figure 27.



**TPS73601** LINE TRANSIENT, ADJUSTABLE VERSION

Temperature (°C)

Figure 28.



## **TYPICAL CHARACTERISTICS (continued)**



www.ti.com



#### **APPLICATION INFORMATION**

The TPS73619 belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS73619 ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

Figure 31 shows the basic circuit connections for the fixed voltage models.




Figure 31. Typical Application Circuit for Fixed-Voltage Versions

# INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a  $0.1\mu$ F to  $1\mu$ F low ESR capacitor across the input supply near the regulator. This counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS73619 does not require an output capacitor for stability and has maximum phase margin with no capacitor. It is designed to be stable for all available types and values of capacitors. In applications where multiple low ESR capacitors are in parallel, ringing may occur when the product of  $C_{OUT}$  and total ESR drops below 50n $\Omega$ F. Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance will meet this requirement.

#### **OUTPUT NOISE**

A precision band-gap reference is used to generate the internal reference voltage,  $V_{REF}$ . This reference is the dominant noise source within the TPS73619 and it generates approximately  $32\mu V_{RMS}$  (10Hz to 100kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_{_{N}}=~32\mu V_{_{RMS}}\times \frac{(R_{_{1}}+R_{_{2}})}{R_{_{2}}}=~32\mu V_{_{RMS}}\times \frac{V_{_{OUT}}}{V_{_{REF}}} \qquad (1)$$

Since the value of  $V_{\text{REF}}$  is 1.2V, this relationship reduces to:

$$V_{N}(\mu V_{RMS}) = 27 \left( \frac{\mu V_{RMS}}{V} \right) \times V_{OUT}(V)$$
 (2)

for the case of no C<sub>NR</sub>.

An internal  $27k\Omega$  resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor,  $C_{NR}$ , is connected from NR to ground. For  $C_{NR} = 10$ nF, the total noise in the 10Hz to 100kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship:

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (3)

for  $C_{NR} = 10 nF$ .

This noise reduction effect is shown as RMS Noise Voltage vs  $C_{NR}$  in the Typical Characteristics section.

The TPS73619 uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above  $V_{OUT}$ . The charge pump generates ~250µV of switching noise at ~4MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of  $I_{OUT}$  and  $C_{OUT}$ .

#### BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

#### SBVS167-JUNE 2011

#### INTERNAL CURRENT LIMIT

The TPS73619 internal current limit helps protect the regulator during fault conditions. Foldback current limit helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when  $V_{OUT}$  drops below 0.5V. See Figure 12 in the Typical Characteristics section.

Note from Figure 12 that approximately -0.2V of V<sub>OUT</sub> results in a current limit of 0mA. Therefore, if OUT is forced below -0.2V before EN goes high, the device may not start up. In applications that work with both a positive and negative voltage supply, the TPS73619 should be enabled first.

#### **ENABLE PIN AND SHUTDOWN**

The enable pin (EN) is active high and is compatible with standard TTL-CMOS levels. A  $V_{EN}$  below 0.5V (max) turns the regulator off and drops the GND pin current to approximately 10nA. When EN is used to shutdown the regulator, all charge is removed from the pass transistor gate, and the output ramps back up to a regulated  $V_{OUT}$  (see Figure 23).

When shutdown capability is not required, EN can be connected to  $V_{IN}$ . However, the pass gate may not be discharged using this configuration, and the pass transistor may be left on (enhanced) for a significant time after  $V_{IN}$  has been removed. This scenario can result in reverse current flow (if the IN pin is low impedance) and faster ramp times upon power-up. In addition, for  $V_{IN}$  ramp times slower than a few milliseconds, the output may overshoot upon power-up.

Note that current limit foldback can prevent device start-up under some conditions. See the *Internal Current Limit* section for more information.

#### DROPOUT VOLTAGE

The TPS73619 uses an NMOS pass transistor to achieve extremely low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the R<sub>DS-ON</sub> of the NMOS pass element.

For large step changes in load current, the TPS73619 requires a larger voltage drop from  $V_{IN}$  to  $V_{OUT}$  to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of  $V_{IN} - V_{OUT}$  above this line ensure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom ( $V_{IN}$  to  $V_{OUT}$  voltage drop). Under worst-case conditions [full-scale instantaneous load change with ( $V_{IN} - V_{OUT}$ ) close to dc dropout levels], the TPS73619 can take a couple of hundred microseconds to return to the specified regulation accuracy.

#### TRANSIENT RESPONSE

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value  $1\mu$ F) from the OUT pin to ground will reduce undershoot magnitude but increase its duration. In the adjustable version, the addition of a capacitor, C<sub>FB</sub>, from the OUT pin to the FB pin will also improve the transient response.

The TPS73619 does not have active pull-down when the output is over-voltage. This allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This also results in an output overshoot of several percent if load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor  $C_{OUT}$  and the internal/external load resistance. The rate of decay is given by:

(Fixed Voltage Version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel R_{LOAD}}$$
(4)

#### **REVERSE CURRENT**

The NMOS pass element of the TPS73619 provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the EN pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on due to stored charge on the gate.

After the EN pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Note that reverse current is specified as the current flowing out of the IN pin due to voltage applied on the OUT pin. There will be additional current flowing into the OUT pin due to the  $80k\Omega$  internal resistor divider to ground (see Figure 2).





#### THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design sink), increase (including heat the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS73619 has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the TPS73619 into thermal shutdown degrades device reliability.

#### POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are shown in the Thermal Information table. Using heavier copper will increase the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers will also improve the heat-sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ):

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(5)

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

#### PACKAGE MOUNTING

Solder pad footprint recommendations for the TPS73619 are presented in Application Bulletin Solder Pad Recommendations for Surface-Mount Devices (SBFA015), available from the Texas Instruments web site at www.ti.com.

SBVS167-JUNE 2011



#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS73619DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS73619DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS73619DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS73619DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73619DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS73619DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com


## PACKAGE MATERIALS INFORMATION

14-Jun-2011



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73619DRBR	SON	DRB	8	3000	370.0	355.0	55.0
TPS73619DRBT	SON	DRB	8	250	220.0	205.0	50.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



## THERMAL PAD MECHANICAL DATA

## DRB (S-PVSON-N8)


## PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.









NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.

F. Customers should contact their board fabrication site for solder mask tolerances.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
	TI 505 0		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated