
SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion

SN54LVTH2952 JT PACKAGE
SN74LVTH2952 DB, DGV, DW, NS, OR PW PACKAGE
(TOP VIEW)

B8 [1 U	24	V _{CC}
В7 [2	23	A8
В6 [3	22	A7
B5 [4	21	A6
B4 [5	20	A5
B3 [6	19	A4
B2 [7	18	A3
B1 [8	17	A2
OEAB [9	16	A1
CLKAB	10	15	OEBA
CLKENAB	11	14	CLKBA
GND [12	13	CLKENBA
, i			

- Bus-Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)



NC - No internal connection

description/ordering information

These octal bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

TA	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74LVTH2952DW	
−40°C to 85°C	SOIC – DW	Tape and reel	SN74LVTH2952DWR	LVTH2952
	SOP – NS	Tape and reel	SN74LVTH2952NSR	LVTH2952
	SSOP – DB	Tape and reel	SN74LVTH2952DBR	LK952
		Tube	SN74LVTH2952PW	
	TSSOP – PW	Tape and reel	SN74LVTH2952PWR	LK952
	TVSOP – DGV	Tape and reel	SN74LVTH2952DGVR	LK952
5500 to 40500	CDIP – JT	Tube	SNJ54LVTH2952JT	SNJ54LVTH2952JT
–55°C to 125°C	LCCC – FK	Tube	SNJ54LVTH2952FK	SNJ54LVTH2952FK

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003

description/ordering information

The 'LVTH2952 devices consist of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

	INPUT	S		OUTPUT
CLKENAB	CLKAB	OEAB	Α	В
Н	Х	L	Х	в ₀ ‡
Х	H or L	L	Х	в ₀ ‡ в ₀ ‡
L	\uparrow	L	L	L
L	\uparrow	L	Н	н
Х	Х	Н	Х	Z


FUNCTION TABLE[†]

[†] A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.

[‡]Level of B before the indicated steady-state input conditions were established



SN54LVTH2952, SN74LVTH2952 **3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003



To Seven Other Channels

Pin numbers shown are for the DB, DGV, DW, JT, NS, and PW packages.



SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)		
Voltage range applied to any output in the high	h-impedance	
or power-off state, V _O (see Note 1)		
Voltage range applied to any output in the high		
Current into any output in the low state, IO: SI	N54LVTH2952	96 mA
S	N74LVTH2952	128 mA
Current into any output in the high state, I_O (se		
	SN74LVTH2952	64 mA
Input clamp current, I _{IK} (V _I < 0)		
Output clamp current, I _{OK} (V _O < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 3		
	DGV package	
	DW package	
	NS package	
	PW package	
Storage temperature range, T _{stg}		
=		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_{O} > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54LVT	H2952	SN74LVT	H2952	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	n.	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		4	5.5		5.5	V
ЮН	High-level output current		1	-24		-32	mA
IOL	Low-level output current		200	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	201	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		Q 200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN5	64LVTH2	952	SN7	4LVTH2	952	LINUT
PAF	RAMETER	TEST CO	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 2.7 V,	lj = –18 mA			-1.2			-1.2	V
		V_{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	VCC-0	.2		V _{CC} -0	.2		
.,		V _{CC} = 2.7 V,	I _{OH} = –8 mA	2.4			2.4			.,
VOH			I _{OH} = -24 mA	2						V
		V _{CC} = 3 V	I _{OH} = -32 mA 2							
			I _{OL} = 100 μA			0.2			0.2	
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5	
			I _{OL} = 16 mA			0.4			0.4	
VOL			I _{OL} = 32 mA			0.5			0.5	V
		V _{CC} = 3 V	I _{OL} = 48 mA			0.55				
			I _{OL} = 64 mA						0.55	
	Quarteral linear to	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			3 ±1			±1	
	Control inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10	
lj –			V _I = 5.5 V		S.	20			20	μA
A or B ports‡	V _{CC} = 3.6 V	$V_I = V_{CC}$		5	1			1		
			V _I = 0		2	-5			-5	
loff		$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V	4	Ô.				±100	μΑ
			V _I = 0.8 V	75			75			
l _{l(hold)}	A or B ports	$V_{CC} = 3 V$	V _I = 2 V	-75			-75			μA
()		V _{CC} = 3.6 V§,	V _I = 0 to 3.6 V						±500	
IOZPU	-	$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	0.5 V to 3 V,			±100*			±100	μΑ
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	= 0.5 V to 3 V,			±100*			±100	μΑ
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19	
Icc		$I_{O} = 0,$	Outputs low			5			5	mA
~ ~	VI = V _{CC} or GN		Outputs disabled			0.19			0.19	
∆ICC¶		$V_{CC} = 3 V$ to 3.6 V, On Other inputs at V_{CC} or				0.2			0.2	mA
Ci		V _I = 3 V or 0			4			4		pF
Cio		V _O = 3 V or 0			9			9		pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] Unused terminals at V_{CC} or GND

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003

timing requirement over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

					SN54LV	TH2952		:	SN74LV	TH2952		
				= V _{CC} ± 0.3		V _{CC} =	2.7 V	= V _{CC} ± 0.3		V _{CC} =	2.7 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequenc	у			150		150		150		150	MHz
	Dulas duration		CLK high	3.3		3.3		3.3		3.3		
tw	Pulse duration		CLK low	3.3		3.3		3.3		3.3		ns
			Data high	1.6		2.2		1.5		2.1		
	Coturn time	A or B before CLK↑	Data low	1.6	6	2.2		1.5		2.1		
t _{su}	Setup time	CE before CLK↑	Data high	1.6	20	1.9		1.5		1.8		ns
		CE before CLK	Data low	2	20	2.6		1.9		2.5		
+.		A or B after CLK1		1	Q.	0.2		1		0.2		20
th	Hold time	CE after CLK↑		1.2		0.2		1.2		0.2		ns


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN54LV	TH2952			SN7	4LVTH2	952		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	×CC = ± 0.		V _{CC} =	2.7 V		CC = 3.3 ± 0.3 V	V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
f _{max}			150		150		150			150		MHz
^t PLH	CLKBA or	A an D	1.2	4.8	M	5.5	1.3	2.9	4.6		5.3	
^t PHL	CLKAB	A or B	1.2	4.8	J.Y.	5.5	1.3	3.1	4.6		5.3	ns
^t PZH	OEBA or OEAB	A	1	4.8	1	5.9	1.1	2.6	4.6		5.8	
^t PZL	OEBA OF OEAB	A or B	1	4.8		5.9	1.1	3	4.6		5.8	ns
^t PHZ	OEBA or OEAB	A or B	1.2	5.6		6	1.3	3.6	5.4		5.9	ns
^t PLZ	OEDA UI ÜEAD	AUB	1.5	2 5.4		5.6	1.6	3.6	5.1		5.3	115

 $\overline{\dagger}$ All typical values are at T_A = 25°C.



SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN74LVTH2952DBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVTH2952DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH2952	Samples
SN74LVTH2952DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH2952	Samples
SN74LVTH2952DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH2952	Samples
SN74LVTH2952PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK952	Samples
SN74LVTH2952PWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK952	Samples
SN74LVTH2952PWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK952	Samples
SN74LVTH2952PWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVTH2952PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK952	Samples
SN74LVTH2952PWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK952	Samples
SN74LVTH2952PWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK952	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.



PACKAGE OPTION ADDENDUM

11-Apr-2013

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH2952PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH2952PWR	TSSOP	PW	24	2000	367.0	367.0	38.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





All linear dimensions are in millimeters. A.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated