

1-Ω SPDT ANALOG SWITCH 5-V/3.3-V SINGLE-CHANNEL 2:1 MULTIPLEXER/DEMULTIPLEXER

Check for Samples: TS5A3160

FEATURES


- Isolation in the Powered-Off Mode, V₊ = 0
- Specified Make-Before-Break Switching
- Low ON-State Resistance (1 Ω)
- Control Inputs Are 5.5-V Tolerant
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)

1000-V Charged-Device Model (C101)

APPLICATIONS

- Cell Phones
- PDAs
- Portable Instrumentation
- Audio and Video Signal Routing
- Low-Voltage Data Acquisition Systems
- Communication Circuits
- Modems
- Hard Drives
- Computer Peripherals
- Wireless Terminals and Peripherals

DBV OR DCK PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The TS5A3160 is a single-pole double-throw (SPDT) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance and an excellent channel-to-channel ON-state resistance matching. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

Table 1. ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾ (2)		ORDERABLE PART NUMBER	TOP-SIDE MARKING (3)
	SOT (SOT-23) - DBV	Tape and reel	TS5A3160DBVR	JAK_
-40°C to 85°C	SOT (SC-70) - DCK ⁽³⁾	Tape and reel	TS5A3160DCKR	JK_
	SOT (SC-70) - DCK	Tape and reel	TS5A3160DCKJ	JK_

¹⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Table 2. Summary of Characteristics⁽¹⁾

Configuration	2:1 Multiplexer/ Demultiplexer (1 x SPDT)
Number of channels	1
ON-state resistance (r _{on})	1.1 Ω
ON-state resistance match (Δr _{on})	0.1 Ω
ON-state resistance flatness (r _{on(flat)})	0.15 Ω
Turn-on/turn-off time (t _{ON} /t _{OFF})	20 ns/15 ns
Make-before-break time (t _{MBB})	12 ns
Charge injection (Q _C)	36 pC
Bandwidth (BW)	100 MHz
OFF isolation (O _{ISO})	-65 dB at 1 MHz
Crosstalk (X _{TALK})	-66 dB at 1 MHz
Total harmonic distortion (THD)	0.01%
Leakage current (I _{COM(OFF)} /(I _{NC(OFF)}	±20 nA
Power-supply current (I+)	0.1 μΑ
Package options	6-pin DBV or DCK

(1) $V_{+} = 5 \text{ V} \text{ and } T_{A} = 25^{\circ}\text{C}$

FUNCTION TABLE

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON

ABSOLUTE MINIMUM AND MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range (3)		-0.5	6.5	V
$\begin{matrix} V_{NC} \\ V_{NO} \\ V_{COM} \end{matrix}$	Analog voltage range ⁽³⁾ (4) (5)		-0.5	V ₊ + 0.5	V
I_{K}	Analog port diode current	V_{NC} , V_{NO} , $V_{COM} < 0$	-50		mA
I _{NC}	On-state switch current		-200	200	
I _{NO} I _{COM}	On-state peak switch current ⁽⁶⁾	-state peak switch current ⁽⁶⁾ V_{NC} , V_{NO} , $V_{COM} = 0$ to V_{+}		400	mA
V_{I}	Digital input voltage range (3) (4)		-0.5	6.5	V
I _{IK}	Digital input clamp current	V _I < 0	-50		mA
I ₊	Continuous current through V ₊	·		100	mA
I _{GND}	Continuous current through GND		-100		mA
0	Declare the world in a decree (7)	DBV package		165	9 0 // //
θ_{JA}	Package thermal impedance ⁽⁷⁾	DCK package		259	°C/W
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Copyright © 2005–2012, Texas Instruments Incorporated

⁽²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽⁴⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁵⁾ This value is limited to 5.5 V maximum.

⁶⁾ Pulse at 1-ms duration < 10% duty cycle

⁽⁷⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY⁽¹⁾

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONI	DITIONS	T _A	V_{+}	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V_{COM}, V_{NC}, V_{NO}					0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	4.5 V		0.8	1.1 1.5	Ω
ON-state resistance	r _{on}	V_{NO} or $V_{NC} = 2.5 \text{ V}$, $I_{COM} = -100 \text{ mA}$,	Switch ON, See Figure 13	25°C Full	4.5 V		0.7	0.9 1.1	Ω
ON-state				25°C			0.05	0.1	
resistance match between channels	Δr_{on}	V_{NO} or V_{NC} = 2.5 V, I_{COM} = -100 mA,	Switch ON, See Figure 13	Full	4.5 V			0.1	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C			0.15		
resistance flatness	$r_{on(flat)}$	V_{NO} or $V_{NC} = 1 \text{ V}, 1.5 \text{ V},$	Switch ON,	25°C	4.5 V		0.1	0.25	Ω
naness		$I_{COM} = -100 \text{ mA},$	See Figure 13	Full				0.25	
	_	V_{NC} or $V_{NO} = 1 V$,		25°C		-20	2	20	
NC, NO OFF leakage	I _{NC(OFF)} , I _{NO(OFF)}	$V_{COM} = 4.5 \text{ V},$ or $V_{NO} = 4.5 \text{ V}, V_{COM} = 1 \text{ V},$	Switch OFF, See Figure 14	Full	5.5 V	-100		100	nA
current	I _{NC(PWROFF)} ,	V_{NC} or $V_{NO} = 0$ to 5.5 V,	Switch OFF,	25°C	0 V	-1	0.2	1	μA
	I _{NO(PWROFF)}	$V_{COM} = 5.5 \text{ V to } 0,$	See Figure 14	Full	0 V	-20		20	μΛ
NC, NO	I _{NC(ON)} ,	V_{NC} or $V_{NO} = 0$ to V_+ ,	Switch ON,	25°C	<i>E E \/</i>	-20	2	20	~ Λ
ON leakage current	I _{NO(ON)}	V _{COM} = Open,	See Figure 15	Full	5.5 V	-100		100	nA
COM		$V_{COM} = 0 \text{ to } 5.5 \text{ V},$	Switch OFF,	25°C		-1	0.1	1	
OFF leakage current	I _{COM(PWROFF)}	V_{NC} or $V_{NO} = 5.5 \text{ V to 0}$,	See Figure 14	Full	0 V	-20		20	μA
		$V_{COM} = 1 V$,		25°C		-20	2	20	
COM ON leakage current	I _{COM(ON)}	V_{NC} or V_{NO} = Open, or V_{COM} = 4.5 V, V_{NC} or V_{NO} = Open,	Switch ON, See Figure 15	Full	5.5 V	-100		100	nA
Digital Control	Input (IN) ⁽²⁾								
Input logic high	V_{IH}			Full		2.4		5.5	٧
Input logic low	V _{IL}			Full		0		0.8	V
Input leakage	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C	5.5 V	-2		0.2	μA
current	'IH, 'IL	V ₁ = 0.0 V 01 0		Full	0.0 V	100		100	μΛ

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽²⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY⁽¹⁾ (continued)

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST COND	DITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Dynamic								,	
		V - V	C = 35 pE	25°C	5 V	2	3.5	6	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	4.5 V to 5.5 V	1		8	ns
		$V_{COM} = V_+,$	C _L = 35 pF,	25°C	5 V	3	8.5	13	
Turn-off time	t _{OFF}	$R_L = 50 \Omega,$	See Figure 17	Full	4.5 V to 5.5 V	2		15	ns
Make-before-		$V_{COM} = V_+,$	$C_1 = 35 \text{ pF},$	25°C	5 V	2	7	12	
break time	t _{MBB}	$R_L = 50 \Omega,$	See Figure 18	Full	5 V to 5.5 V	2		15	ns
Charge injection	$Q_{\mathbb{C}}$	V _{GEN} = 0, R _{GEN} = 0,	$C_L = 1 \text{ nF},$ See Figure 22	25°C	5 V		36.5		рС
NC, NO OFF capacitance	$\begin{matrix} C_{NC(OFF)}, \\ C_{NO(OFF)} \end{matrix}$	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	5 V		18		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	5 V		55		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	5 V		55		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	5 V		100		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	See Figure 20	25°C	5 V		-64		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, $f = 1 MHz$,	See Figure 20	25°C	5 V		-64		dB
Total harmonic distortion	THD	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$	f = 20 Hz to 20 kHz, See Figure 23	25°C	5 V		0.004		%
Supply									
Positive supply current	I ₊	V _I = V ₊ or GND		25°C Full	5.5 V		10	50 500	nA

Copyright © 2005–2012, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY⁽¹⁾

 $V_{+} = 3 \text{ V}$ to 3.6 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	IDITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V_{COM}, V_{NC}, V_{NO}					0		V ₊	V
Peak ON	r .	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$	Switch ON,	25°C	3 V		1.3	1.6	Ω
resistance	r _{peak}	$I_{COM} = -100 \text{ mA},$	See Figure 13	Full	3 V			2	12
ON-state	r	V_{NO} or $V_{NC} = 2 V$,	Switch ON,	25°C	3 V		1.2	1.5	Ω
resistance	r _{on}	$I_{COM} = -100 \text{ mA},$	See Figure 13	Full	3 V			1.7	
ON-state				25°C			0.1	0.15	
resistance match between channels	Δr _{on}	V_{NO} or $V_{NC} = 2 \text{ V}$, 0.8 V, $I_{COM} = -100 \text{ mA}$,	Switch ON, See Figure 13	Full	3 V			0.15	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C			0.2		
resistance flatness	r _{on(flat)}	V_{NO} or $V_{NC} = 2 \text{ V}, 0.8 \text{ V},$	Switch ON,	25°C	3 V		0.15	0.3	Ω
nau ie 33		$I_{COM} = -100 \text{ mA},$	See Figure 13	Full				0.3	
		V_{NC} or $V_{NO} = 1 V$,		25°C		-20	2	20	
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	$\begin{aligned} &V_{COM} = 3 \text{ V,} \\ &\text{or} \\ &V_{NC} \text{ or } V_{NO} = 3 \text{ V,} \\ &V_{COM} = 1 \text{ V,} \end{aligned}$	Switch OFF, See Figure 14	Full	3.6 V	– 50		50	nA
Current	I _{NC(PWROFF)} ,	V_{NC} or $V_{NO} = 0$ to 3.6 V,	Switch OFF,	25°C	0.14	-1	0.2	1	4
	I _{NO(PWROFF)}	$V_{COM} = 3.6 \text{ V to 0},$	See Figure 14	Full	0 V	-15		15	μA
		V_{NC} or $V_{NO} = 1 V$,		25°C		-10	2	10	
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	$V_{COM} = Open,$ or V_{NC} or $V_{NO} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	3.6 V	-20		20	nA
COM		$V_{COM} = 0 \text{ to } 3.6 \text{ V},$	Switch OFF,	25°C		-1	0.2	1	
OFF leakage current	I _{COM(PWROFF)}	V_{NC} or $V_{NO} = 3.6 \text{ V to } 0$,		Full	0 V	-15		15	μA
		V _{COM} = 1 V,		25°C		-10	2	10	
COM ON leakage current	I _{COM(ON)}	V_{NC} or V_{NO} = Open, or V_{COM} = 3 V, V_{NC} or V_{NO} = Open,	Switch ON, See Figure 15	Full	3.6 V	-20		20	nA
Digital Control	Input (IN) ⁽²⁾	•		*		•		l	
Input logic high	V _{IH}			Full		2		5.5	V
Input logic low	V _{IL}			Full		0		0.8	V
Input leakage	1 1	V FFVor 0		25°C	261/	-2		2	n ^
current	I _{IH} , I _{IL}	$V_1 = 5.5 \text{ V or } 0$		Full	3.6 V	-100		100	nA
	.								

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY⁽¹⁾ (continued)

 $V_{+} = 3 \text{ V}$ to 3.6 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Dynamic		•							
		V V	C 25 pF	25°C	3.3 V	2	4.5	13	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	3 V to 3.6 V	1		15	ns
		$V_{COM} = V_+,$	C _L = 35 pF,	25°C	3.3 V	3	9	15	
Turn-off time	t _{OFF}	$R_L = 50 \Omega,$	See Figure 17	Full	3 V to 3.6 V	2		20	ns
Make-before-		$V_{COM} = V_+,$	$C_1 = 35 \text{ pF},$	25°C	3.3 V	1	7	12	
break time	t _{MBB}	$R_L = 50 \Omega,$	See Figure 18	Full	3 V to 3.6 V	1		15	ns
Charge injection	$Q_{\mathbb{C}}$	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 22	25°C	3.3 V		20		pC
NC, NO OFF capacitance	$\begin{matrix} C_{NC(OFF)}, \\ C_{NO(OFF)} \end{matrix}$	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		18		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	3.3 V		55		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	3.3 V		55		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	3.3 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	3.3 V		100		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, $f = 10 MHz$,	See Figure 20	25°C	3.3 V		-64		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, $f = 1 MHz$,	See Figure 20	25°C	3.3 V		-64		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 23	25°C	3.3 V		0.010		%
Supply									
Positive supply current	I ₊	V _I = V ₊ or GND		25°C Full	3.6 V		10	30 100	nA

Product Folder Link(s): TS5A3160



Electrical Characteristics for 2.5-V Supply⁽¹⁾

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V_{COM}, V_{NC}, V_{NO}					0		V ₊	V
Peak ON		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$	Switch ON,	25°C	2.3 V		1.8	2.5	Ω
resistance	r _{peak}	$I_{COM} = -8 \text{ mA},$	See Figure 13	Full	2.3 V			2.7	
ON-state		V_{NO} or $V_{NC} = 1.8 \text{ V}$,	Switch ON,	25°C	2.3 V		1.5	2	Ω
resistance	r _{on}	$I_{COM} = -8 \text{ mA},$	See Figure 13	Full	2.5 V			2.4	
ON-state				25°C			0.15	0.2	
resistance match between channels	Δr_{on}	V_{NO} or $V_{NC} = 1.8 \text{ V}$, $I_{COM} = -8 \text{ mA}$,	Switch ON, See Figure 13	Full	2.3 V			0.2	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 13	25°C			2.6		
resistance flatness	$r_{on(flat)}$	V_{NO} or $V_{NC} = 0.8 \text{ V}$, 1.8 V,	Switch ON,	25°C	2.3 V		0.6	1	Ω
nautess		$I_{COM} = -8 \text{ mA},$	See Figure 13	Full				1	
		V_{NC} or $V_{NO} = 0.5 \text{ V}$,		25°C		-20	2	20	
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	$\begin{split} &V_{COM} = 2.2 \text{ V},\\ &\text{or}\\ &V_{NC} \text{ or } V_{NO} = 2.2 \text{ V},\\ &V_{COM} = 0.5 \text{ V}, \end{split}$	Switch OFF, See Figure 14	Full	2.3 V	-50		50	nA
Current	I _{NC(PWROFF)} ,	V_{NC} or $V_{NO} = 0$ to 2.7 V,	Switch OFF,	25°C	0 V	-1	0.1	1	
	I _{NO(PWROFF)}	$V_{COM} = 2.7 \text{ V to 0},$	See Figure 14	Full	υv	-10		10	μA
		V_{NC} or $V_{NO} = 0.5 \text{ V}$,		25°C		-10	2	10	
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V_{COM} = Open, or V_{NC} or V_{NO} = 2.2 V, V_{COM} = Open,	Switch ON, See Figure 15	Full	2.7 V	-20		20	nA
COM		$V_{COM} = 0 \text{ to } 2.7 \text{ V},$	Switch OFF,	25°C		-1	0.1	1	
OFF leakage current	I _{COM(PWROFF)}	V_{NC} or $V_{NO} = 2.7 \text{ V}$ to 0,	See Figure 14	Full	0 V	-10		10	μA
		$V_{COM} = 0.5 \text{ V},$		25°C		-10	2	10	
COM ON leakage current	I _{COM(ON)}	V_{NC} or V_{NO} = Open, or V_{COM} = 2.2 V, V_{NC} or V_{NO} = Open,	Switch ON, See Figure 15	Full	2.7 V	-20		20	nA
Digital Control	Input (IN) ⁽²⁾	·							
Input logic high	V _{IH}			Full		1.8		5.5	V
Input logic low	V _{IL}			Full		0		0.6	V
Input leakage	1 1	V		25°C	0.7.1/	-2		2	
current	I _{IH} , I _{IL}	$V_1 = 5.5 \text{ V or } 0$		Full	2.7 V	-20		20	nA

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics for 2.5-V Supply⁽¹⁾ (continued)

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	T _A	٧ ₊	MIN	TYP	MAX	UNIT
Dynamic		<u> </u>		•				· ·	
		V V	0 25 -5	25°C	2.5 V	2	6.5	15	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	2.3 V to 2.7 V	1		17	ns
		V V	0 25 -5	25°C	2.5 V	3	11	18	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	2.3 V to 2.7 V	2		20	ns
Males hafaus		V V	0 25 -5	25°C	2.5 V	1	8	12	
Make-before- break time	t _{MBB}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 18	Full	2.3 V to 2.7 V	1		15	ns
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, See Figure 22	25°C	2.5 V		12		рС
NC, NO OFF capacitance	$C_{NC(OFF)}, \ C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		18		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		55		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	2.5 V		55		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	2.5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	2.5 V		100		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	See Figure 20	25°C	2.5 V		-64		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 1 MHz,	See Figure 20	25°C	2.5 V		-64		dB
Total harmonic distortion	THD	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$	f = 20 Hz to 20 kHz, See Figure 23	25°C	2.5 V		0.02		%
Supply				*				•	
Positive supply current	l ₊	V _I = V ₊ or GND		25°C Full	2.7 V		10	30 50	nA

Copyright © 2005–2012, Texas Instruments Incorporated

Submit Docum



ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY⁽¹⁾

 $V_{+} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V_{COM}, V_{NC}, V_{NO}					0		V ₊	V
Peak ON	r .	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$	Switch ON,	25°C	1.65 V		5		Ω
resistance	r _{peak}	$I_{COM} = -2 \text{ mA},$	See Figure 13	Full	1.00 V			15	32
ON-state	r _{on}	V_{NO} or $V_{NC} = 1.5 V$,	Switch ON,	25°C	1.65 V		2	2.5	Ω
resistance	on	$I_{COM} = -2 \text{ mA},$	See Figure 13	Full	1.00 V			3.5	32
ON-state				25°C			0.15	0.4	
resistance match between channels	Δr_{on}	V_{NO} or $V_{NC} = 1.5 \text{ V}$, $I_{COM} = -2 \text{ mA}$,	Switch ON, See Figure 13	Full	1.65 V			0.4	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -2 \text{ mA},$	Switch ON, See Figure 13	25°C			5		
resistance flatness	$r_{on(flat)}$	V_{NO} or $V_{NC} = 0.6 \text{ V}$, 1.5 V,	Switch ON,	25°C	1.65 V		4.5		Ω
natric33		$I_{COM} = -2 \text{ mA},$	See Figure 13	Full					
		V_{NC} or $V_{NO} = 0.3 \text{ V}$,		25°C		-5	2	5	
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	$V_{COM} = 1.65 \text{ V},$ or $V_{NC} \text{ or } V_{NO} = 1.65 \text{ V},$ $V_{COM} = 0.3 \text{ V},$	Switch OFF, See Figure 14	Full	1.95 V	-20		20	nA
Carrent	I _{NC(PWROFF)} ,	V_{NC} or $V_{NO} = 0$ to 1.95 V,	Switch OFF,	25°C	0 V	-1	0.1	1	
	I _{NO(PWROFF)}	$V_{COM} = 1.95 \text{ V to } 0,$	See Figure 14	Full	υv	- 5		5	μA
		V_{NC} or $V_{NO} = 0.3 \text{ V}$,		25°C		- 5	2	5	
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	$V_{COM} = Open,$ or V_{NC} or $V_{NO} = 1.65 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	1.95 V	-20		20	nA
СОМ		$V_{COM} = 0 \text{ to } 1.95 \text{ V},$	Switch OFF,	25°C		-1	0.1	1	
OFF leakage current	I _{COM(PWROFF)}	V_{NC} or $V_{NO} = 1.95$ V to 0,	See Figure 14	Full	0 V	-5		5	μΑ
		V _{COM} = 0.3 V,		25°C		-5	2	5	
COM ON leakage current	I _{COM(ON)}	V_{NC} or V_{NO} = Open, or V_{COM} = 1.65 V, V_{NC} or V_{NO} = Open,	Switch ON, See Figure 15	Full	1.95 V	-20		20	nA
Digital Control	Input (IN) ⁽²⁾								
Input logic high	V _{IH}			Full		1.5		5.5	V
Input logic low	V_{IL}			Full		0		0.6	V
Input leakage	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C	1.95 V	-2		2	nA

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.





ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY⁽¹⁾ (continued)

 $V_{+} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	ONDITIONS	T _A	٧,	MIN	TYP	MAX	UNIT
Dynamic								·	
		N N	0 05 = 5	25°C	1.8 V	6	13	24	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	2.3 V to 2.7 V	5		27	ns
		., .,	0 05 - 5	25°C	1.8 V	6	15	27	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	2.3 V to 2.7 V	5		30	ns
Mala bafasa		V V	0 25 - 5	25°C	1.8 V	2	7	12	
Make-before- break time	t_{MBB}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 18	Full	2.3 V to 2.7 V	2		15	ns
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, See Figure 22	25°C	1.8 V		5.5		рС
NC, NO OFF capacitance	$C_{NC(OFF)}, \\ C_{NO(OFF)}$	V _{NC} or V _{NO} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		18		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V _{NC} or V _{NO} = V ₊ or GND, Switch ON,	See Figure 16	25°C	1.8 V		55		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	1.8 V		55		pF
Digital input capacitance	C_{l}	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	1.8 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	1.8 V		105		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	See Figure 20	25°C	1.8 V		-64		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 1 MHz,	See Figure 20	25°C	1.8 V		-64		dB
Total harmonic distortion	THD	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$	f = 20 Hz to 20 kHz, See Figure 23	25°C	1.8 V		0.06		%
Supply									
Positive supply current	I ₊	V _I = V ₊ or GND		25°C Full	1.95 V		5	15 50	nA

TYPICAL PERFORMANCE








Figure 2. r_{on} vs V_{COM} ($V_{+} = 3.3 \text{ V}$)








Figure 3. r_{on} vs V_{COM} ($V_{+} = 5 V$)




Figure 4. Leakage Current vs Temperature ($V_{+} = 5.5 \text{ V}$)




Figure 5. Leakage Current vs Temperature ($V_{+} = 5 \text{ V}$)




Figure 6. Charge Injection (Q_C) vs V_{COM}




Figure 7. t_{ON} and t_{OFF} vs Supply Voltage




Figure 8. t_{ON} and t_{OFF} vs Temperature (V₊ = 5 V)



TYPICAL PERFORMANCE (continued)




Figure 9. Logic-Level Threshold vs V+





Figure 10. Bandwidth (Gain vs Frequency) $(V_{+} = 5 \text{ V})$







Figure 11. OFF Isolation vs Crosstalk ($V_{+} = 5 \text{ V}$)

Figure 12. Total Harmonic Distortion vs Frequency



 T_A (°C) Figure 13. Power-Supply Current vs Temperature ($V_+ = 5 \text{ V}$)



Table 3. PIN DESCRIPTION

PIN NUMBER	NAME	DESCRIPTION
1	NO	Normally open
2	GND	Digital ground
3	NC	Normally closed
4	СОМ	Common
5	V ₊	Power supply
6	IN	Digital control to connect COM to NO

Table 4. PARAMETER DESCRIPTION

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NC}	Voltage at NC
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NO ports when the channel is ON
r _{peak}	Peak on-state resistance over a specified voltage range
Δr_{on}	Difference of ron between channels in a specific device
$r_{on(flat)}$	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions
I _{NC(PWROFF)}	Leakage current measured at the NC port during the power-off condition, $V_{+} = 0$
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
I _{NO(PWROFF)}	Leakage current measured at the NO port during the power-off condition, $V_{+} = 0$
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state and the output (COM) open
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the OFF state
I _{COM(PWROFF)}	Leakage current measured at the COM port during the power-off condition, $V_+ = 0$
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the ON state and the output (NO) open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
V _{IL}	Maximum input voltage for logic low for the control input (IN)
V_{I}	Voltage at the control input (IN)
$I_{IH},\ I_{IL}$	Leakage current measured at the control input (IN)
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning ON.
t _{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning OFF.
t _{MBB}	Make-before-break time. This parameter is measured under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO) when the control signal changes state.
Q_{C}	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance and ΔV_{COM} is the change in analog output voltage.
$C_{NC(OFF)}$	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON

Submit Documentation Feedback

Copyright © 2005–2012, Texas Instruments Incorporated

Table 4. PARAMETER DESCRIPTION (continued)

SYMBOL	DESCRIPTION
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NO) is ON
Cı	Capacitance of IN
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NO to COM) in the OFF state.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion is defined as the ratio of the root mean square (RMS) value of the second, third, and higher harmonics to the magnitude of fundamental harmonic.
I ₊	Static power-supply current with the control (IN) pin at V ₊ or GND

Product Folder Link(s): TS5A3160



PARAMETER MEASUREMENT INFORMATION





Figure 14. ON-State Resistance (ron)



 $\textbf{Figure 15. OFF-State Leakage Current (I}_{NC(OFF)}, I_{NO(OFF)}, I_{COM(OFF)}, I_{NC(PWROFF)}, I_{NO(PWROFF)}, I_{COM(PWROFF)}) \\$




Figure 16. ON-State Leakage Current ($I_{COM(ON)}$, $I_{NC(ON)}$, $I_{NO(ON)}$)






Figure 17. Capacitance (C_I, C_{COM(ON)}, C_{NC(OFF)}, C_{NO(OFF)}, C_{NC(ON)}, C_{NO(ON)})

- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_f < 5$ ns, $t_f < 5$ ns, < 5 ns.
- C_L includes probe and jig capacitance.




Figure 18. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})

- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 10$ mHz, $t_f < 10$ mHz, < 5 ns.
- C_L includes probe and jig capacitance.

Submit Documentation Feedback

Product Folder Link(s): TS5A3160






Figure 19. Make-Before-Break Time (t_{MBB})




Figure 20. Bandwidth (BW)




Figure 21. OFF Isolation (OISO)






Figure 22. Crosstalk (X_{TALK})

- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
- A. C_L includes probe and jig capacitance.




Figure 23. Charge Injection (Q_C)






Figure 24. Total Harmonic Distortion (THD)

REVISION HISTORY

Cł	Changes from Revision B (June 2011) to Revision C	
•	Corrected the top side marking for all orderabale parts.	1





26-Mar-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	_	Eco Plan	Lead/Ball Finish		Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TS5A3160DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAKR	Samples
TS5A3160DBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAKR	Samples
TS5A3160DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAKR	Samples
TS5A3160DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAKR	Samples
TS5A3160DBVTE4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAKR	Samples
TS5A3160DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAKR	Samples
TS5A3160DCKJ	ACTIVE	SC70	DCK	6	10000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JKK ~ JKR)	Samples
TS5A3160DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JKK ~ JKR)	Samples
TS5A3160DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JKK ~ JKR)	Samples
TS5A3160DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JKK ~ JKR)	Samples
TS5A3160DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JKK ~ JKR)	Samples
TS5A3160DCKTE4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JKK ~ JKR)	Samples
TS5A3160DCKTG4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JKK ~ JKR)	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

26-Mar-2013

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 11-Aug-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

"All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A3160DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3160DBVT	SOT-23	DBV	6	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3160DCKJ	SC70	DCK	6	10000	330.0	8.4	2.3	2.55	1.2	4.0	8.0	Q3
TS5A3160DCKR	SC70	DCK	6	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
TS5A3160DCKT	SC70	DCK	6	250	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3

www.ti.com 11-Aug-2012



*All dimensions are nominal

7 til dillionolorio aro nomina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A3160DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
TS5A3160DBVT	SOT-23	DBV	6	250	202.0	201.0	28.0
TS5A3160DCKJ	SC70	DCK	6	10000	182.0	182.0	20.0
TS5A3160DCKR	SC70	DCK	6	3000	205.0	200.0	33.0
TS5A3160DCKT	SC70	DCK	6	250	205.0	200.0	33.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>