


0.9-Ω LOW-VOLTAGE SINGLE-SUPPLY QUAD SPST ANALOG SWITCH

FEATURES


- Low ON-State Resistance (r_{ON})
 - 0.9 Ω Max (3-V Supply)
 - 1.5Ω Max (1.8-V Supply)
- r_{ON} Flatness: 0.4 Ω Max (3-V)
- r_{ON} Matching
 - 0.05 Ω Max (3-V Supply)
 - 0.25 Ω Max (1.8-V Supply)
- 1.6-V to 3.6-V Single-Supply Operation
- 1.8-V CMOS Logic Compatible (3-V Supply)
- High Current-Handling Capacity (100 mA Continuous)
- Fast Switching: t_{ON} = 14 ns, t_{OFF} = 9 ns
- ESD Protection Exceeds JESD-22
 - 4000-V Human Body Model (A114-A)
 - 300-V Machine Model (A115-A)
 - 1000-V Charged Device Model (C101)

APPLICATIONS

- Power Routing
- Battery Powered Systems
- Audio and Video Signal Routing
- Low-Voltage Data-Acquisition Systems
- Communications Circuits
- PCMCIA Cards
- Cellular Phones
- Modems
- Hard Drives



If the exposed center pad is used, it must be connected as a secondary ground or left electrically open.



DESCRIPTION/ORDERING INFORMATION

The TS3A4751 is a low ON-state resistance (r_{on}) , low-voltage, quad, single-pole/single-throw (SPST) analog switch that operates from a single 1.6-V to 3.6-V supply. This device has fast switching speeds, handles rail-to-rail analog signals, and consumes very low quiescent power.

The digital input is 1.8-V CMOS compatible when using a 3-V supply.

The TS3A4751 has four normally open (NO) switches. The TS3A4751 is available in a 14-pin thin shrink small-outline package (TSSOP) and in space-saving 14-pin SON (RGY) and micro QFN (RUC) packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SON - RGY	Reel of 2000	TS3A4751RGYR	YC751
-40°C to 85°C	micro QFN - RUC	Reel of 2000	TS3A4751RUCR	3M
	TSSOP – PW	Reel of 2000	TS3A4751PWR	YC751

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

FUNCTION TABLE

IN	NO TO COM, COM TO NO
L	OFF
Н	ON

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range referenced to GND ⁽²⁾		-0.3	4	V
$V_{NO} \ V_{COM} \ V_{IN}$	Analog and digital voltage range		-0.3	V ₊ + 0.3	V
I _{NO} I _{COM}	On-state switch current	V_{NO} , $V_{COM} = 0$ to V_{+}	-100	100	mA
I ₊ I _{GND}	Continuous current through V ₊ or GND			±100	mA
	Peak current pulsed at 1 ms, 10% duty cycle	COM, V _{I/O}		±200	mA
T _A	Operating temperature range		-40	85	°C
T_{J}	Junction temperature		150	°C	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PACKAGE THERMAL IMPEDANCE

				UNIT
	PW package	88		
θ_{JA}	Package thermal impedance (1)	RGY package	91.6	°C/W
		RUC package	216.7	

(1) The package thermal impedance is measured in accordance with JESD 51-7.

Submit Documentation Feedback

⁽²⁾ Signals on COM or NO exceeding V₊ or GND are clamped by internal diodes. Limit forward diode current to maximum current rating.



ELECTRICAL CHARACTERISTICS FOR 3-V SUPPLY(1)(2)

 $V_{+} = 2.7 \text{ V to } 3.6 \text{ V}, T_{A} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}, V_{IH} = 1.4 \text{ V}, V_{IL} = 0.5 \text{ V} \text{ (unless otherwise noted)}.$

PARAMETER	SYMBOL	TEST CONDI	TIONS	T _A	MIN	TYP ⁽³⁾	MAX	UNIT
Analog Switch	•			,			1	
Analog signal range	V_{COM}, V_{NO}				0		V ₊	V
011		$V_{+} = 2.7 \text{ V}, I_{COM} = -100$	0 mA.	25°C		0.7	0.9	_
ON-state resistance	r _{on}	V _{NO} = 1.5 V	,	Full			1.1	Ω
ON-state resistance match		$V_{+} = 2.7 \text{ V}, I_{COM} = -100$	0 mA.	25°C		0.03	0.05	_
between channels ⁽⁴⁾	∆r _{on}	$V_{NO} = 1.5 V$	- ,	Full			0.15	Ω
ON-state resistance		$V_{+} = 2.7 \text{ V}, I_{COM} = -100$	0 mA.	25°C		0.23	0.4	
flatness ⁽⁵⁾	r _{on(flat)}	$V_{NO} = 1 \text{ V}, 1.5 \text{ V}, 2 \text{ V}$	- ,	Full			0.5	Ω
NO		$V_{+} = 3.6 \text{ V}, V_{COM} = 0.3$	V, 3 V,	25°C	-2	1	2	- 1
OFF leakage current (6)	I _{NO(OFF)}	$V_{NO} = 3 \text{ V}, 0.3 \text{ V}$		Full	-18		18	nA
COM		$V_{+} = 3.6 \text{ V}, V_{COM} = 0.3$	V. 3 V.	25°C	-2	1	2	
OFF leakage current (6)	ICOM(OFF)	$V_{NO} = 3 \text{ V}, 0.3 \text{ V}$		Full	-18		18	nA
COM		$V_{+} = 3.6 \text{ V}, V_{COM} = 0.3$	V, 3 V,	25°C	-2.5	0.01	2.5	^
ON leakage current (6)	ICOM(ON)	$V_{NO} = 0.3 \text{ V}, 3 \text{ V}, or flow$		Full	-5		5	nA
Dynamic								
Turn on time		$V_{NO} = 1.5 \text{ V}, R_{L} = 50 \Omega$	25°C		5	14		
Turn-on time	t _{ON}	$C_L = 35 \text{ pF}, \text{ See Figure}$	Full			15	ns	
Turn off time		$V_{NO} = 1.5 \text{ V}, R_L = 50 \Omega$	Σ,	25°C		4	9	
Turn-off time	t time t _{OFF}		C _L = 35 pF, See Figure 14				10	ns
Charge injection	Q _C	$V_{GEN} = 0$, $R_{GEN} = 0$, C_L See Figure 15	25°C		3		рС	
NO OFF capacitance	C _{NO(OFF)}	f = 1 MHz, See Figure 1	16	25°C		23		pF
COM OFF capacitance	C _{COM(OFF)}	f = 1 MHz, See Figure 1	16	25°C		20		pF
COM ON capacitance	C _{COM(ON)}	f = 1 MHz, See Figure 1	16	25°C		43		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON		25°C		125		MHz
OFF isolation ⁽⁷⁾	0	$R_L = 50 \Omega, C_L = 5 pF,$	f = 10 MHz	25°C		-40		dB
OFF ISOIALIOITY	O _{ISO}	See Figure 17	f = 1 MHz	25 0		-62		uБ
Crosstalk	Y	$R_L = 50 \Omega, C_L = 5 pF,$	f = 10 MHz	25°C		-73		dB
Ciossiaik	X _{TALK}	See Figure 17	f = 1 MHz	25 0		-95		uБ
Total harmonic distortion	THD	f = 20 Hz to 20 kHz,	$R_L = 32 \Omega$	25°C		0.04		%
Total Harmonic distortion	IIID	$V_{COM} = 2 V_{P-P}$	$R_L = 600 \Omega$	25 0	0.003			70
Digital Control Inputs (IN1-I	N4)							
Input logic high	V_{IH}			Full	1.4			V
Input logic low	V_{IL}			Full			0.5	V
Input lookage current		V. = 0 or V		25°C		0.5	1	nΛ
Input leakage current	I _{IN}	$V_1 = 0 \text{ or } V_+$		Full	-20		20	nA
Supply								
Power-supply range	V ₊				1.6		3.6	V
Positive-supply current	1	V = 36 V V = 0 cm V	$V_{+} = 3.6 \text{ V}, V_{IN} = 0 \text{ or } V_{+}$				0.075	^
rositive-supply culterit	I ₊	$v_+ = 3.0 \text{ V}, \text{ V}_{IN} = 0.0 \text{ V}$					0.75	μΑ

- The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- Parts are tested at 85°C and specified by design and correlation over the full temperature range.
- Typical values are at $V_+ = 3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (3)
- $\Delta r_{on} = r_{on(max)} r_{on(min)}$ Flatness is defined as the difference between the maximum and minimum value of r_{on} as measured over the specified analog signal
- Leakage parameters are 100% tested at the maximum-rated hot operating temperature and specified by correlation at T_A = 25°C.
- OFF isolation = $20_{log}10$ (V_{COM}/V_{NO}), V_{COM} = output, V_{NO} = input to OFF switch



ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY(1)(2)


 $V_{+} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40 ^{\circ}\text{C}$ to 85°C, $V_{IH} = 1 \text{ V}$, $V_{IL} = 0.4 \text{ V}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	ONS	T_A	MIN	TYP ⁽³⁾	MAX	UNIT
Analog Switch							1	
Analog signal range	V_{COM}, V_{NO}				0		٧,	V
ON state resistance		$V_{+} = 1.8 \text{ V}, I_{COM} = -10 \text{ mA},$	$_{DM} = -10 \text{ mA}.$			1	1.5	^
ON-state resistance	r _{on}	$V_{NO} = 0.9 \text{ V}$		Full			2	Ω
ON-state resistance match	Δ	V ₊ = 1.8 V, I _{COM} = -10 mA	V. = 1.8 V. Icom = -10 mA.				0.15	^
between channels ⁽⁴⁾	Δr _{on}	$V_{NO} = 0.9 \text{ V}$		Full			0.25	Ω
ON-state resistance		V ₊ = 1.8 V, I _{COM} = -10 mA		25°C		0.7	0.9	_
flatness (5)	r _{on(flat)}	0 ≤ V _{NO} ≤ V ₊		Full			1.5	Ω
NO		$V_{+} = 1.95 \text{ V}, V_{COM} = 0.15 \text{ V}$	′, 1.65 V,	25°C	-1	0.5	1	- A
OFF leakage current (6)	I _{NO(OFF)}	$V_{NO} = 1.8 \text{ V}, 0.15 \text{ V}$,	Full	-10		10	nA
COM		$V_{+} = 1.95 \text{ V}, V_{COM} = 0.15 \text{ V}$	′. 1.65 V.	25°C	-1	0.5	1	
OFF leakage current (6)	ICOM(OFF)	$V_{NO} = 1.65 \text{ V}, 0.15 \text{ V}$, ,	Full	-10		10	nA
COM		V ₊ = 1.95 V, V _{COM} = 0.15 V	′. 1.65 V.	25°C	-1	0.01	1	
ON leakage current ⁽⁶⁾	I _{COM(ON)}	$V_{NO} = 0.15 \text{ V}, 1.65 \text{ V}, or flow$		Full	-3		3	nA
Dynamic	1							
		$V_{NO} = 1.5 \text{ V}, R_{L} = 50 \Omega,$	V _{NO} = 1.5 V R _I = 50.0			6	18	
Turn-on time	t _{ON}	$C_L = 35 \text{ pF}, \text{ See Figure 14}$	Full			20	ns	
		$V_{NO} = 1.5 \text{ V}, R_L = 50 \Omega,$		25°C		5	10	
Turn-off time	t _{OFF}	$C_L = 35 \text{ pF}, \text{ See Figure 14}$		Full			12	ns
Charge injection	Q _C	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1$ See Figure 15	25°C		3.2		рС	
NO OFF capacitance	C _{NO(OFF)}	f = 1 MHz, See Figure 16	25°C		23		pF	
COM OFF capacitance	C _{COM(OFF)}	f = 1 MHz, See Figure 16		25°C		20		pF
COM ON capacitance	C _{COM(ON)}	f = 1 MHz, See Figure 16		25°C		43		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON		25°C		123		MHz
OFF isolation ⁽⁷⁾		$R_L = 50 \Omega, C_L = 5 pF,$	f = 10 MHz	0500		-61		-ID
OFF Isolation (*)	O _{ISO}	See Figure 17	f = 100 MHz	25°C		-36		dB
On and all	V	$R_L = 50 \Omega, C_L = 5 pF,$	f = 10 MHz	0500		-95		.ID
Crosstalk	X _{TALK}	See Figure 17	f = 100 MHz	25°C		-73		dB
T () 1 1 2 2 2	TUD	f = 20 Hz to 20 kHz, V _{COM}	$R_L = 32 \Omega$	25°C		0.14		0/
Total harmonic distortion	THD	= 2 V _{P-P}	$R_L = 600 \Omega$			0.013		%
Digital Control Inputs (IN1	–IN4)		1					
Input logic high	V _{IH}			Full	1			V
Input logic low	V _{IL}			Full			0.4	V
				25°C		0.1	5	
Input leakage current	I _{IN}	$V_I = 0 \text{ or } V_+$	Full	-10		10	nA	
Supply	1				1			
Power-supply range	V ₊				1.6		3.6	V
							0.05	
Positive-supply current	I ₊	$V_1 = 0$ or V_+	25°C Full			0.5	μΑ	

- The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- Parts are tested at 85°C and specified by design and correlation over the full temperature range.
- Typical values are at $T_A = 25$ °C. (3)
- $\Delta r_{on} = r_{on(max)} r_{on(min)}$ Flatness is defined as the difference between the maximum and minimum value of r_{on} as measured over the specified analog signal
- Leakage parameters are 100% tested at the maximum-rated hot operating temperature and specified by correlation at T_A = 25°C.
- OFF isolation = $20_{log}10$ (V_{COM}/V_{NO}), V_{COM} = output, V_{NO} = input to OFF switch



TYPICAL PERFORMANCE



 $\label{eq:V+} V_{+}\left(V\right)$ Figure 6. t_{ON} and t_{OFF} vs Supply Voltage

V_{COM} (V)

Figure 5. Q_C vs V_{COM}



TYPICAL PERFORMANCE (continued)




Figure 12. Total Harmonic Distortion vs Frequency ($R_L = 600~\Omega$)

Frequency (kHz)

Frequency (kHz) Figure 11. Total Harmonic Distortion vs Frequency ($R_L = 32~\Omega$)



TYPICAL PERFORMANCE (continued)




Figure 13. Crosstalk vs Frequency ($V_{+} = 3 \text{ V}$)

PIN DESCRIPTION

PIN NO.	NAME	DESCRIPTION		
1, 3, 8, 11	NO1, NO2, NO3, NO4	Normally open		
2, 4, 9, 10	COM1, COM2, COM3, COM4	Common		
7	GND	Ground		
13, 5, 6, 12	IN1, IN2, IN3, IN4	Logic control inputs		
14	V ₊	Positive supply voltage		



APPLICATION INFORMATION

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence V_+ on first, followed by NO or COM.

Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the V_+ supply to other components. A 0.1- μF capacitor, connected from V_+ to GND, is adequate for most applications.

Logic Inputs

The TS3A4751 logic inputs can be driven up to 3.6 V, regardless of the supply voltage. For example, with a 1.8-V supply, IN may be driven low to GND and high to 3.6 V. Driving IN rail to rail minimizes power consumption.

Analog Signal Levels

Analog signals that range over the entire supply voltage (V_+ to GND) can be passed with very little change in r_{on} (see Typical Operating Characteristics). The switches are bidirectional, so NO and COM can be used as either inputs or outputs.

Layout

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.

Submit Documentation Feedback



TEST CIRCUITS/TIMING DIAGRAMS





Figure 14. Switching Times






Figure 15. Charge Injection (Q_C)







Figure 16. NO and COM Capacitance




Measurements are standardized against short at socket terminals. OFF isolation is measured between COM and OFF terminals on each switch. Bandwidth is measured between COM and ON terminals on each switch. Signal direction through switch is reversed; worst values are recorded.

OFF isolation = 20 log V_O/V_I

 $^{(1)}\!\mbox{Add 50-}\Omega$ termination for OFF isolation

Figure 17. OFF Isolation, Bandwidth, and Crosstalk





A. C_L includes probe and jig capacitance.

Figure 18. Total Harmonic Distortion (THD)





20-May-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	•		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TS3A4751PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YC751	Samples
TS3A4751PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YC751	Samples
TS3A4751RGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YC751	Samples
TS3A4751RGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YC751	Samples
TS3A4751RUCR	ACTIVE	QFN	RUC	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3МО	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

20-May-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS







A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A4751PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS3A4751RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TS3A4751RUCR	QFN	RUC	14	3000	179.0	8.4	2.25	2.25	0.55	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

7 til diritoriororio di o riorinida							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A4751PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TS3A4751RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0
TS3A4751RUCR	QFN	RUC	14	3000	203.0	203.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/0 11/11

NOTE: All linear dimensions are in millimeters



RGY (S-PVQFN-N14)


PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.






NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- В. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-lead) package configuration.D. This package complies to JEDEC MO-288 variation X2GFE.



RUC (S-PX2QFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>