

SCDS232E - JUNE 2006-REVISED DECEMBER 2009

TS5A26542

0.75-Ω DUAL SPDT ANALOG SWITCH WITH INPUT LOGIC TRANSLATION

Check for Samples: TS5A26542

FEATURES

- Specified Break-Before-Make Switching
- Low ON-State Resistance (0.75 Ω Max)
- Control Inputs Reference to V_{IO}
- Low Charge Injection
- **Excellent ON-State Resistance Matching**
- Low Total Harmonic Distortion (THD)
- 2.25-V to 5.5-V Power Supply (V₊)
- 1.65-V to 1.95-V Logic Supply (V_{10})
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Performance Tested Per JESD 22**
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
 - 300-V Machine Model (A115-A)
- COM Inputs
 - 8000-V Human-Body Model (A114-B, Class II)
 - ±15-kV Contact Discharge (IEC 61000-4-2)

DESCRIPTION

The TS5A26542 is a dual single-pole double-throw (SPDT) analog switch that is designed to operate from 2.25 V to 5.5 V. The device offers a low ON-state resistance with an excellent channel-to-channel ON-state resistance matching, and the break-before-make feature to prevent signal distortion during the transferring of a signal from one path to the another. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

The TS5A26542 has a separate logic supply pin (VIO) that operates from 1.65 V to 1.95 V. VIO powers the control circuitry, which allows the TS5A26542 to be controlled by 1.8-V signals.

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽²⁾
–40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZT (Pb-free) 0.625-mm max height	Reel of 3000	TS5A26542YZTR	JN_

Table 1. ORDERING INFORMATION

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

YZT: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following (2)character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments.

APPLICATIONS

- **Cell Phones**
- **PDAs**
- **Portable Instrumentation**

YZT	PAC	CKA	GE ⁽¹⁾	
(BO	ттс	M۱)	/IEW)	
	-	~	-	

	А	В	С	D	
1	3 2 1	4	9	10	
2	2	5	8	(11)	
3	1	6	7	(12)	

⁽¹⁾The GND balls are internally connected.

	Α	В	С	D
1	IN1	NO1	COM1	NC1
2	VIO	GND	GND	V+
3	IN2	NO2	COM2	NC2



SCDS232E - JUNE 2006 - REVISED DECEMBER 2009

Configuration	2:1 Multiplexer/Demultiplexer (2 × SPDT)
Number of channels	2
ON-state resistance (r _{on})	0.75 Ω max
ON-state resistance match (Δr_{on})	0.1 Ω max
ON-state resistance flatness (ron(flat))	0.1 Ω max
Turn-on/turn-off time (t _{ON} /t _{OFF})	25 ns/20 ns
Charge injection (Q _C)	15 pC
Bandwidth (BW)	43 MHz
OFF isolation (O _{ISO})	–63 dB at 1 MHz
Crosstalk (X _{TALK})	–63 dB at 1 MHz
Total harmonic distortion (THD)	0.004%
Leakage current (I _{NO(OFF)} /I _{NC(OFF)})	20 nA
Package option	12-pin WCSP

SUMMARY OF CHARACTERISTICS⁽¹⁾

(1) $V_+ = 5 V, T_A = 25^{\circ}C$

IN

L

н

	LOGIC	DIAGRAM	
IN1 - (See Note A)		• • • •	NC1
COM1 ·		• N	VO1
COM2 -			VC2
IN2 - (See Note A)		• N	102

COM TO NCCOM TO NOONOFF

OFF

NC TO COM, NO TO COM,

ON

FUNCTION TABLE

A. IN1 and IN2 are control inputs referenced to V_{IO}.



SCDS232E -JUNE 2006-REVISED DECEMBER 2009

www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾ ⁽²⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊ V _{IO}	Supply voltage range ⁽³⁾		-0.5	6.5	V
V _{NC} V _{NO} V _{COM}	Analog voltage range ^{(3) (4) (5)}		-0.5	V ₊ + 0.5	V
I _{I/OK}	Analog port diode current	V_{NO} , V_{NC} , V_{COM} < 0 or V_{NO} , V_{NC} , V_{COM} > V_{+}	-50	50	mA
I _{NC} I _{NO} I _{COM}	ON-state switch current			450	
	ON-state peak switch current ⁽⁶⁾	V_{NO} , V_{NC} , $V_{COM} = 0$ to V_+	-700	700	mA
VI	Digital input voltage range ^{(3) (4)}		-0.5	6.5	V
I _{IK}	Digital input clamp current	V ₁ < 0	-50		mA
I₊ I _{GND}	Continuous current through V ₊ or GND		-100	100	mA
θ_{JA}	Package thermal impedance ⁽⁷⁾		102	°C/W	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(3) All voltages are with respect to ground, unless otherwise specified.

(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(5) This value is limited to 5.5 V maximum.

(6) Pulse at 1-ms duration <10% duty cycle

(7) The package thermal impedance is calculated in accordance with JESD 51-7.

NSTRUMENTS www.ti.com

EXAS

ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY⁽¹⁾

 V_{+} = 4.5 V to 5.5 V, V_{IO} = 1.65 V to 1.95 V, T_{A} = –40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST COND	TIONS	TA	V.	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NO}					0		V+	V
ON-state resistance	r	V_{NO} or $V_{NC} = 2.5 V$,	Switch ON,	25°C	4.5 V		0.5	0.75	Ω
UN-State resistance	r _{on}	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	4.5 V			0.8	12
ON-state resistance		V_{NO} or $V_{NC} = 2.5 V$,	Switch ON,	25°C	. =		0.05	0.1	~
match between channels	∆r _{on}	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	4.5 V			0.1	Ω
ON-state resistance		$\begin{array}{l} 0 \leq (V_{NO} \mbox{ or } V_{NC}) \leq V_{+}, \\ I_{COM} = -100 \mbox{ mA}, \end{array}$	Switch ON, See Figure 14	25°C	4.5 V		0.1		
flatness	r _{on(flat)}	$V_{NO} \text{ or } V_{NC} = 1 \text{ V}, 1.5 \text{ V},$	Switch ON.	25°C			0.1	0.25	Ω
		2.5 V, I _{COM} = -100 mA,	See Figure 14	Full				0.25	
		V _{NO} = 1 V, 4.5 V,		25°C		-20	2	20	
NO, NC OFF leakage current	I _{NO(OFF)} , I _{NC (OFF)}		Switch OFF, See Figure 15		5.5 V	-100		100	nA
		V _{NO} = 1 V, 4.5 V,		25°C		-20	2	20	
NC, NO ON leakage current	I _{NO(ON)}	$ \begin{array}{l} V_{NC} \text{ and } V_{COM} = \text{Open}, \\ \text{or} \\ V_{NC} = 1 \text{V}, \ 4.5 \ \text{V}, \\ V_{NO} \text{ and } V_{COM} = \text{Open}, \end{array} $	Switch ON, See Figure 16	Full	5.5 V	-200		200	nA
		$V_{COM} = 1 V,$		25°C		-20	2	20	
COM ON leakage current	I _{COM(ON)}	$\label{eq:VNC} \begin{array}{l} V_{NO} \text{ and } V_{NC} = \text{Open}, \\ \text{or} \\ V_{COM} = 4.5 \text{ V}, \\ V_{NO} \text{ and } V_{NC} = \text{Open}, \end{array}$	See Figure 16	Full	5.5 V	-200		200	nA
Digital Control Input	s (IN1, IN2)	(2)							
Input logic high	V _{IH}	V _{IO} = 1.65 V to 1.95 V		Full		$0.65 \times V_{IO}$		V _{IO}	V
Input logic low	V _{IL}	V _{IO} = 1.65 V to 1.95 V		Full		0		$0.35 \times V_{IO}$	V
Input leakage	I _{IH} , I _{IL}	$V_{I} = V_{IO} \text{ or } 0$		25°C	5.5 V	-2		2	nΔ
current	IH, IL			Full	5.5 V	-20		20	nA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

 (2) All unused digital inputs of the device must be held at V_{IO} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



Texas Instruments

www.ti.com

SCDS232E - JUNE 2006 - REVISED DECEMBER 2009

ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY⁽¹⁾ (continued)

V₊ = 4.5 V to 5.5 V, V_{IO} = 1.65 V to 1.95 V, T_A = -40° C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V+	MIN	TYP	MAX	UNIT
Dynamic		1							
Turn-on time	t _{ON}	$V_{COM} = V_+,$	C _L = 35 pF,	25°C	5 V	1	12.5	25	ns
	-010	$R_L = 50 \Omega$,	See Figure 18	Full	4.5 V			30	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$	$C_{L} = 35 \text{ pF},$	25°C	5 V	1	9.5	20	ns
	011	R _L = 50 Ω,	See Figure 18	Full	4.5 V			25	
Break-before-make	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$	C _L = 35 pF,	25°C	5 V	1	5	10	ns
time	*BDIM	$R_L = 50 \Omega$,	See Figure 19	Full	4.5 V	1		12	
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 23	25°C	5 V		15		рС
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_{+} \text{ or GND},$ Switch OFF,	See Figure 17	25°C	5 V		37		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 17	25°C	5 V		130		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{+} \text{ or GND},$ Switch ON,	See Figure 17	25°C	5 V		130		pF
Digital input capacitance	Cl	$V_{I} = V_{IO} \text{ or GND},$	See Figure 17	25°C	5 V		6.5		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 20	25°C	5 V		43		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 21	25°C	5 V		-63		dB
Crosstalk	X _{TALK}	$\begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 1 \ MHz, \end{array}$	See Figure 22	25°C	5 V		-63		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	5 V		0.004		%
Supply					•				
Positive supply	itive supply			25°C			5.5	100	0
current	I+	$V_{I} = V_{IO} \text{ or } GND$		Full	5.5 V			750	nA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

AS **STRUMENTS**

Electrical Characteristics for 3.3-V Supply⁽¹⁾

 V_{+} = 3 V to 3.6 V, V_{IO} = 1.65 V to 1.95 V, T_{A} = –40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDI	TIONS	TA	V.	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NO}					0		V ₊	V
ON-state resistance	r _{on}	V_{NO} or $V_{NC} = 2 V$,	Switch ON,	25°C	3 V		0.75	0.9	Ω
	on	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	0.			1.2	12
ON-state resistance match between channels	Δr _{on}	V_{NO} or V_{NC} = 2 V, 0.8 V, I_{COM} = -100 mA,	Switch ON, See Figure 14	25°C Full	3 V		0.1	0.15 0.15	Ω
ON-state resistance		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C			0.2		
flatness	r _{on(flat)}	$V_{NO} \text{ or } V_{NC} = 0.8 \text{ V}, 2 \text{ V},$	Switch ON,	25°C	3 V		0.1	0.3	Ω
		$I_{COM} = -100 \text{ mA},$	See Figure 14	Full				0.3	
		$V_{NO} = 1 V, 3 V,$		25°C		-20	2	20	nA
NO, NC OFF leakage current	I _{NO(OFF)} , I _{NC} (OFF)		Switch OFF, See Figure 15	Full	3.6 V	-50		50	
		V _{NO} = 1 V, 3 V,		25°C		-10	2	10	
NC, NO ON leakage current	I _{NO(ON)}	$\label{eq:VNC} \begin{array}{l} V_{NC} \text{ and } V_{COM} = \text{Open}, \\ \text{or} \\ V_{NC} = 1 \text{ V}, \text{ 3 V}, \\ V_{NO} \text{ and } V_{COM} = \text{Open}, \end{array}$	Switch ON, See Figure 16	Full	3.6 V	30		30	nA
		$V_{COM} = 1 V,$		25°C		-10	2	10	
COM ON leakage current	I _{COM(ON)}	$\label{eq:VNC} \begin{array}{l} V_{NO} \text{ and } V_{NC} = \text{Open}, \\ \text{or} \\ V_{COM} = 3 \text{ V}, \\ V_{NO} \text{ and } V_{NC} = \text{Open}, \end{array}$	See Figure 16	Full	3.6 V	-30		30	nA
Digital Control Inputs	s (IN1, IN2) ⁽²	2)							
Input logic high	V _{IH}	V _{IO} = 1.65 V to 1.95 V		Full		$0.65 \times V_{IO}$		V _{IO}	V
Input logic low	V _{IL}	V _{IO} = 1.65 V to 1.95 V		Full		0		$0.35 \times V_{IO}$	V
	1 1		25°C	3.6 V	-2		2		
Input leakage current	nt $V_{i} = V_{i0}$ or 0	Full	3.0 V	-20		20	nA		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum (2) All unused digital inputs of the device must be held at V_{IO} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

6



SCDS232E -JUNE 2006-REVISED DECEMBER 2009

ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY⁽¹⁾ (continued)

 $V_+ = 3 \text{ V}$ to 3.6 V, $V_{IO} = 1.65 \text{ V}$ to 1.95 V, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V+	MIN	TYP	MAX	UNIT
Dynamic				-					
Turn-on time	+	$V_{COM} = V_+,$	C _L = 35 pF,	25°C	3.3 V	5	15	30	20
rum-on lime	t _{ON}	$R_L = 50 \Omega$,	See Figure 18	Full	3 V	3		35	ns
Turn-off time	+	$V_{COM} = V_+,$	C _L = 35 pF,	25°C	3.3 V	1	9	20	20
rum-on ume	t _{OFF}	$R_L = 50 \Omega$,	See Figure 18	Full	3 V	1		25	ns
Break-before-make	+	$V_{NC} = V_{NO} = V_{+}/2,$	C _L = 35 pF,	25°C	3.3 V	1	8	13	00
time	t _{BBM}	$R_{L} = 50 \Omega,$	See Figure 19	Full	3 V	1		15	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 23	25°C	3.3 V		6.5		рС
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_{+} \text{ or GND},$ Switch OFF,	See Figure 17	25°C	3.3 V		38		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 17	25°C	3.3 V		133		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_+ \text{ or GND},$ Switch ON,	See Figure 17	25°C	3.3 V		133		pF
Digital input capacitance	CI	$V_{I} = V_{IO}$ or GND,	See Figure 17	25°C	3.3 V		6.5		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 20	25°C	3.3 V		42		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 21	25°C	3.3 V		-63		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 22	25°C	3.3 V		-63		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	3.3 V		0.004		%
Supply									
Positive supply	1			25°C	261/		10	50	~ ^
current	I+	$V_I = V_{IO}$ or GND		Full	3.6 V			300	nA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

NSTRUMENTS

EXAS

ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY⁽¹⁾

 V_{+} = 2.25 V to 2.75 V, V_{IO} = 1.65 V to 1.95 V, T_{A} = –40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDI	TIONS	TA	V.	MIN	TYP	MAX	UNIT
Analog Switch				÷					
Analog signal range	V _{COM} , V _{NO}					0		V+	V
ON-state resistance	r	V_{NO} or $V_{NC} = 1.8$ V,	Switch ON,	25°C	2.25 V		1	1.3	Ω
ON State resistance	r _{on}	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	2.25 V			1.6	12
ON-state resistance	A	V_{NO} or $V_{NC} = 1.8 V$,	Switch ON,	25°C	0.05.14		0.15	0.2	0
match between channels	∆r _{on}	0.8 V, I _{COM} = -100 mA,	See Figure 14	Full 2.25 V			0.2	Ω	
ON-state resistance		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C			0.5		
flatness	r _{on(flat)}	$V_{\rm NO} \text{ or } V_{\rm NC} = 0.8 \text{ V}, 1 \text{ V},$	Switch ON,	25°C	2.25 V		0.25	0.5	Ω
		1.8 V, I _{COM} = -100 mA,	See Figure 14	Full				0.6	
		V _{NO} = 0.5 V, 2.2 V,		25°C		-20	2	20	
NO, NC OFF leakage current	I _{NO(OFF)} , I _{NC (OFF)}	$\begin{array}{l} V_{COM} = 2.2 \ V, \ 0.5 \ V, \\ V_{NC} = Open, \\ or \\ V_{NC} = 0.5 \ V, \ 2.2 \ V, \\ V_{COM} = 2.2 \ V, \ 0.5 \ V, \\ V_{NO} = Open, \end{array}$	Switch OFF, See Figure 15	Eull 2.75 V	-50		50	nA	
		V _{NO} = 0.5 V, 2.2 V,		25°C		-10	2	10	
NC, NO ON leakage current	I _{NO(ON)}	$ \begin{array}{l} V_{NC} \text{ and } V_{COM} = \text{Open},\\ \text{or}\\ V_{NC} = 0.5 \text{ V}, 2.2 \text{ V},\\ V_{NO} \text{ and } V_{COM} = \text{Open}, \end{array} $	Switch ON, See Figure 16	Full	2.75 V	-20		20	nA
		V _{COM} = 0.5 V,		25°C		-10	2	10	
COM ON leakage current	I _{COM(ON)}	$ \begin{array}{l} V_{NO} \text{ and } V_{NC} = \text{Open}, \\ \text{or} \\ V_{COM} = 2.2 \text{ V}, \\ V_{NO} \text{ and } V_{NC} = \text{Open}, \end{array} $	Switch ON, See Figure 16		2.75 V	-50		50	nA
Digital Control Inputs	s (IN1, IN2) ⁽²)							
Input logic high	V _{IH}	$V_{IO} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$		Full		$0.65 \times V_{IO}$		V _{IO}	V
Input logic low	V _{IL}	$V_{IO} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$		Full		0		$0.35 \times V_{IO}$	V
	lus lu	$ u_{1}, u_{2} = V_{10} \text{ or } 0$		25°C	2.75 V	-2		2	nA
Input leakage current	IH, IL		Full	2.15 V	-20		20		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

 (2) All unused digital inputs of the device must be held at V_{IO} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



TEXAS INSTRUMENTS

SCDS232E -JUNE 2006-REVISED DECEMBER 2009

www.ti.com

ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY⁽¹⁾ (continued)

V₊ = 2.25 V to 2.75 V, V_{IO} = 1.65 V to 1.95 V, T_A = -40° C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V+	MIN	TYP	MAX	UNIT
Dynamic									
Turn-on time		$V_{COM} = V_+,$	C _L = 35 pF,	25°C	2.5 V	5	20	35	ns
	t _{ON}	$R_L = 50 \Omega$,	See Figure 18	Full	2.25 V	5		40	115
Turn-off time	tOFF	$V_{COM} = V_+,$	C _L = 35 pF,	25°C	2.5 V	2	10	20	ns
	UFF	$R_L = 50 \Omega,$	See Figure 18	Full	2.25 V	2		25	
Break-before-make	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$	C _L = 35 pF,	25°C	2.5 V	1	11	20	ns
time	чввм	$R_L = 50 \Omega$,	See Figure 19	Full	2.25 V	1		25	113
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 23	25°C	2.5 V		5		рС
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_+ \text{ or GND},$ Switch OFF,	See Figure 17	25°C	2.5 V		38		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 17	25°C	2.5 V		135		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_+ \text{ or GND},$ Switch ON,	See Figure 17	25°C	2.5 V		135		pF
Digital input capacitance	Cl	$V_{I} = V_{IO} \text{ or } GND,$	See Figure 17	25°C	2.5 V		6.5		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 20	25°C	2.5 V		40		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 21	25°C	2.5 V		-63		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 22	25°C	2.5 V		-63		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	2.5 V		0.008		%
Supply									
Positive supply				25°C	0.75.\/		10	25	~ ^
current	I ₊	$V_{I} = V_{IO} \text{ or } GND$		Full	2.75 V			100	nA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TEXAS INSTRUMENTS

www.ti.com

TYPICAL PERFORMANCE




Figure 5. I_+ vs Temperature (V₊ = 5 V)




Figure 2. r_{on} vs V_{COM} (V₊ = 3.3 V)




Figure 4. Leakage Current vs Temperature (V₊ = 5 V)






Figure 6. Charge Injection (Q_C) vs V_{COM}



SCDS232E - JUNE 2006 - REVISED DECEMBER 2009

TYPICAL PERFORMANCE (continued)









Figure 9. Gain vs Frequency (V₊ = 5 V)








Figure 8. t_{ON}/t_{OFF} vs Temperature (V₊ = 5 V)




Figure 10. Crosstalk vs Frequency ($V_{+} = 5 V$)





Figure 12. Total Harmonic Distortion vs Frequency $(V_{+} = 2.5 V)$







SCDS232E -JUNE 2006-REVISED DECEMBER 2009




Figure 14. ON-State Resistance (ron)




Figure 15. OFF-State Leakage Current (I_{COM(OFF)}, I_{NC(OFF)}, I_{COM(PWROFF)}, I_{NC(PWR(FF)})




Figure 16. ON-State Leakage Current (I_{COM(ON)}, I_{NC(ON)})

SCDS232E - JUNE 2006-REVISED DECEMBER 2009







Figure 17. Capacitance (C_I, $C_{COM(OFF)}$, $C_{COM(ON)}$, $C_{NC(OFF)}$, $C_{NC(ON)}$)



NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r < 5 ns, t_f < 5 ns. B. C_L includes probe and jig capacitance.


Figure 18. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})



 v_{IO}

0

SCDS232E - JUNE 2006 - REVISED DECEMBER 2009



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 19. Break-Before-Make Time (t_{BBM})




Figure 20. Bandwidth (BW)








Figure 21. OFF Isolation (O_{ISO})





Figure 22. Crosstalk (X_{TALK})



SCDS232E -JUNE 2006-REVISED DECEMBER 2009


PARAMETER MEASUREMENT INFORMATION (continued)



NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f < 5 ns, t_f < 5 ns.

Figure 23. Charge Injection (Q_c)



NOTES: A. C_L includes probe and jig capacitance.

Figure 24. Total Harmonic Distortion (THD)



20-May-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TS5A26542YZTR	ACTIVE	DSBGA	YZT	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(JN2 ~ JN7 ~ JNN)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A26542YZTR	DSBGA	YZT	12	3000	178.0	9.2	1.49	1.99	0.75	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com


PACKAGE MATERIALS INFORMATION

8-Jul-2011



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A26542YZTR	DSBGA	YZT	12	3000	220.0	220.0	35.0



B. This drawing is subject to change without notice.

C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated