www.ti.com

SCDS303A - AUGUST 2010-REVISED SEPTEMBER 2010

# 7-CHANNEL VIDEO SWITCH WITH INTEGRATED LEVEL SHIFTERS


Check for Samples: TS3V712EL

#### **FEATURES**

- Supports 7-Channel VGA Signals (R, G, B, H<sub>SYNC</sub>, V<sub>SYNC</sub>, DDC CLK, and DDC DAT)
- Integrated Level-Shifting Buffers for H<sub>SYNC</sub> and V<sub>SYNC</sub> Channels
- Operating Voltage
  - V<sub>DD</sub> = 3.3 V ±10%
  - $V_{DD 5} = 5 V \pm 10\%$
- High Bandwidth of 1.3 GHz (-3 dB)
- Low ON-State Resistance and Input/Output Capacitance
  - $r_{ON} = 4 \Omega (Typ)$
  - $C_{ON} = 8 pF (Typ)$
- Voltage Clamping NMOS Switches for SCL and SDA Channels
- ESD Performance (Pins 12–15, 17–22, 24–27)
  - ±2-kV Contact Discharge (IEC61000-4-2)
  - 7-kV Human Body Model (to GND)
- ESD Performance (All Pins)
  - 3-kV Human Body Model (JESD22-A114E)
- 32-Pin Quad Flat Pack No-Lead [QFN (RTG)] Package

#### APPLICATIONS

- Notebook Computers
- Docking Stations
- KVM Switches



The exposed center pad must be connected to GND.

#### **DESCRIPTION/ORDERING INFORMATION**

The TS3V712EL is a high bandwidth, 7-channel video demultiplexer for switching between a single VGA source and one of two end points. The device is designed for ensuring video signal integrity and minimizing video signal attenuation by providing high bandwidth of 1.3 GHz.

The TS3V712EL has integrated level shifting buffers for the  $H_{SYNC}$  and  $V_{SYNC}$  signals which provide voltage level translation between 3.3 V and 5 V logic. The SCL and SDA lines use NMOS switches which clamp the output voltage to 1 V below  $V_{DD}$ .

The video signals are protected against ESD with integrated diodes to  $V_{DD}$  and GND that support levels up to  $\pm 2$ -kV Contact Discharge (IEC61000-4-2) and 7-kV Human Body Model (JESD22-A114E).

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACKA	GE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	QFN – RTG	Tape and reel	TS3V712ELRTGR	TF712EL	


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### **TYPICAL APPLICATION DIAGRAM**





#### **LOGIC DIAGRAM**



- A. Supply for  $H_{SYNC}$  and  $V_{SYNC}$  translators
- B. Output clamped to V<sub>DD</sub> 1 V

#### **FUNCTION TABLE**

	FUNC	TION
SEL	R <sub>0</sub> , G <sub>0</sub> , B <sub>0</sub> , H <sub>0</sub> , V <sub>0</sub> , SCL <sub>0</sub> , SDA <sub>0</sub>	Hi-Z
L	R <sub>1</sub> , G <sub>1</sub> , B <sub>1</sub> , H <sub>1</sub> , V <sub>1</sub> , SCL <sub>1</sub> , SDA <sub>1</sub>	R <sub>2</sub> , G <sub>2</sub> , B <sub>2</sub> , H <sub>2</sub> , V <sub>2</sub> , SCL <sub>2</sub> , SDA <sub>2</sub>
Н	R <sub>2</sub> , G <sub>2</sub> , B <sub>2</sub> , H <sub>2</sub> , V <sub>2</sub> , SCL <sub>2</sub> , SDA <sub>2</sub>	R <sub>1</sub> , G <sub>1</sub> , B <sub>1</sub> , H <sub>1</sub> , V <sub>1</sub> , SCL <sub>1</sub> , SDA <sub>1</sub>



#### **ABSOLUTE MAXIMUM RATINGS(1)**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{DD}$	Cumply voltage range		-0.5	4.6	V
$V_{DD_5}$	Supply voltage range		-0.5	6.5	V
$V_{I/O}$	Analog voltage range <sup>(2)(3)</sup>	R, G, B, SCL, SDA	-0.5	$V_{DD} + 0.5$	V
$V_{IN}$	Digital input voltage range (2)(3)	SEL, H, V	-0.5	6.5	V
I <sub>I/OK</sub>	Analog port diode current	V <sub>I/O</sub> < 0 V		-50	mA
$I_{IK}$	Digital input clamp current	V <sub>IN</sub> < 0 V		-50	mA
I <sub>I/O</sub>	ON-state switch current	R, G, B, SCL, SDA	-128	128	mA
$I_{DD}$	Continuous current through V <sub>DD</sub> or GND		-100	100	mA
$I_{GND}$	Continuous current throught VDD or CND		100	100	ША
$\theta_{JA}$	Package thermal impedance (4)	RTG package (4)		39.2	°C/W
T <sub>stg</sub>	Storage temperature range	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

# **RECOMMENDED OPERATING CONDITIONS**(1)

				MIN	MAX	UNIT
$V_{DD}$	Supply voltage			3	3.6	V
$V_{DD_5}$	Supply voltage for H and V channels			4.5	5.5	V
$V_{IN}$	Digital control input voltage	SEL, H, V		0	5.5	V
$V_{IH}$	High-level control input voltage	SEL, H, V		2		V
$V_{IL}$	Low-level control input voltage	SEL, H, V			0.8	V
I <sub>OH</sub>	High-level output current	H, V			-8	mA
$I_{OL}$	Low-level output current	H, V			8	mA
T <sub>A</sub>	Operating free-air temperature				85	°C

(1) All unused control inputs of the device must be held at V<sub>DD</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

4

<sup>3)</sup> The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-1.



## ELECTRICAL CHARACTERISTICS(1)

over recommended operating free-air temperature range, V<sub>DD</sub> = 3.3 V ±0.3 V, V<sub>DD 5</sub> = 5 V ±0.5 V (unless otherwise noted)

	PARAMETER			TEST CONDITION	NS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>IK</sub>	Digital input clamp voltage	SEL, H, V	$V_{DD} = 3.6 \text{ V},$ $V_{DD_{-}5} = 5.5 \text{ V},$	$I_{IN} = -18 \text{ mA}$				-0.8	-1.2	V
r <sub>ON</sub>	ON-state resistance	R, G, B SCL, SDA	$V_{DD} = 3.6 \text{ V},$ $V_{DD_5} = 5.5 \text{ V},$	$\begin{array}{l} 0 \ V \leq V_{I/O} \leq \\ V_{DD}, \end{array}$	I <sub>I/O</sub> = -40	) mA		3	6 9	Ω
r <sub>ON(fl</sub> at)	ON-state resistance flatness <sup>(3)</sup>	R, G, B	$V_{DD} = 3.6 \text{ V},$ $V_{DD_5} = 5.5 \text{ V},$	$V_{I/O} = 1.5 \text{ V}$ and $V_{DD}$ ,	I <sub>I/O</sub> = -40	) mA		0.2	1	Ω
Δr <sub>ON</sub>	ON-state resistance match between channels <sup>(4)</sup>	R, G, B	$V_{DD} = 3.6 \text{ V},$ $V_{DD_{-5}} = 5.5 \text{ V},$	$\begin{array}{l} 0 \ V \leq V_{I/O} \leq \\ V_{DD}, \end{array}$	$I_{I/O} = -40$	O mA		0.2	1	Ω
I <sub>IH</sub>	Digital input high leakage current	SEL, H, V	$V_{DD} = 3.6 \text{ V},$ $V_{DD_5} = 5.5 \text{ V},$	$V_{IN} = V_{DD}$					±1	μΑ
I <sub>IL</sub>	Digital input low leakage current	SEL, H, V	$V_{DD} = 3.6 \text{ V},$ $V_{DD_5} = 5.5 \text{ V},$	V <sub>IN</sub> = GND					±1	μΑ
I <sub>OFF</sub>	Leakage under power off conditions	All outputs	$V_{DD} = 0 V,$ $V_{DD_5} = 0 V,$	$V_{I/O} = 0 \text{ to } 3.6$ V,	$V_{IN} = 0 to$	o 5.5 V			±1	μΑ
C <sub>IN</sub>	Digital input capacitance	SEL, H, V	f = 10 MHz	$V_{IN} = 0$ ,				4		pF
C <sub>OFF</sub>	Switch OFF capacitance	R, G, B SCL, SDA	f = 10 MHz	$V_{I/O} = 0 V$ ,	Output open,	Switch OFF		3		pF
C <sub>ON</sub>	Switch ON capacitance	R, G, B SCL, SDA	f = 10 MHz	V <sub>I/O</sub> = 0 V,	Output open,	Switch ON		8		pF
V <sub>OH</sub>	High-level output voltage	H, V	$V_{IN} = V_{IH}$	$I_{OH} = -8 \text{ mA}$			3.8			V
V <sub>OL</sub>	Low-level output voltage	H, V	$V_{IN} = V_{IH}$	I <sub>OL</sub> = 8 mA					0.5	V
V <sub>HYS</sub>	Voltage hysteresis	H, V						200	300	mV
I <sub>DD</sub>	V <sub>DD</sub> supply current		$V_{DD} = 3.6 \text{ V},$ $V_{DD_5} = 5.5 \text{ V},$	$V_{IN} = V_{DD}$ or GND,	$I_{I/O} = 0$ mA,			200	500	μΑ
I <sub>DD_5</sub>	V <sub>DD_5</sub> supply current		$V_{DD} = 3.6 \text{ V},$ $V_{DD_{-}5} = 5.5 \text{ V},$	$V_{IN} = V_{DD}$ or GND,	$I_{I/O} = 0$ mA,				50	μΑ

- $\begin{array}{lll} \text{(1)} & V_{\text{I}}, \ V_{\text{O}}, \ I_{\text{I}}, \ \text{and} \ I_{\text{O}} \ \text{refer} \ \text{to} \ \text{I/O} \ \text{pins.} \ V_{\text{IN}} \ \text{refers} \ \text{to} \ \text{the control inputs.} \\ \text{(2)} & \text{All typical values are at} \ V_{\text{DD}} = 3.3 \text{V}, \ V_{\text{DD}\_5} = 5 \text{V} \ \text{(unless otherwise noted)}, \ T_{\text{A}} = 25 ^{\circ} \text{C}. \\ \text{(3)} & r_{\text{ON}(\text{flat})} \ \text{is} \ \text{the} \ \text{difference} \ \text{of} \ r_{\text{ON}} \ \text{in} \ \text{a} \ \text{given channel} \ \text{at specified voltages.} \\ \text{(4)} & \Delta r_{\text{ON}} \ \text{is} \ \text{the} \ \text{difference} \ \text{of} \ r_{\text{ON}} \ \text{from center} \ \text{port to} \ \text{any other} \ \text{ports.} \\ \end{array}$

#### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range, V<sub>DD</sub> = 3.3 V ±0.3 V, V<sub>DD 5</sub> = 5 V ±0.5 V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
	R0,G0,B0	R1, G1, B1 or R2, G2, B2		0.25		
t <sub>pd</sub> <sup>(1)</sup>	SCL0, SDA0	SCL1, SDA1 or SCL2, SDA2		0.25		ns
	H0,V0	H1, V1 or H2, V2		3	7	
t <sub>PHZ</sub> , t <sub>PLZ</sub> <sup>(2)</sup>	SEL	R1, G1, B1, SCL1, SDA1 or R2, G2, B2, SCL2, SDA2	0.5		11	ns
	SEL	H1, V1 or H2, V2	0.5		13	

<sup>(1)</sup> The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

Line disable time: SEL to input, output; also called SEL to switch turn off time.



## **SWITCHING CHARACTERISTICS (continued)**

over recommended operating free-air temperature range,  $V_{DD}$  = 3.3 V ±0.3 V,  $V_{DD}$  5 = 5 V ±0.5 V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT	
t <sub>PZH</sub> , t <sub>PZL</sub> <sup>(3)</sup>	SEL	R1, G1, B1, SCL1, SDA1 or R2, G2, B2, SCL2, SDA2	0.5		11	ns	
	SEL	H1, V1 or H2, V2	0.5		13		
t <sub>sk(0)</sub> (4)	R,		0.05	0.1	ns		
t <sub>sk(p)</sub> (5)	R,	R, G, B					

- (3) Line enable time: SEL to input, output; also called SEL to switch turn on time.
- (4) Output skew between center channel to any other channel.
- (5) Skew between opposite transitions of the same output. |t<sub>PHL</sub> t<sub>PLH</sub>|

#### **DYNAMIC CHARACTERISTICS**

over recommended operating free-air temperature range,  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DD} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted)

PARAM	METER		TEST CONDITIONS	TYP <sup>(1)</sup>	UNIT	
X <sub>TALK</sub>	R, G, B	$R_L = 50 \Omega$ ,	f = 250  MHz,	-47	dB	
$O_{IRR}$	R, G, B	$R_L = 50 \Omega$ ,	f = 250 MHz,	-38	dB	
BW	R, G, B	$R_L = 50 \Omega$ ,	Switch ON	1.3	GHz	

(1) All typical values are at  $V_{DD}$  = 3.3 V,  $V_{DD\_5}$  = 5 V (unless otherwise noted),  $T_A$  = 25°C.

6



#### TYPICAL CHARACTERISTICS




Figure 1. Gain vs Frequency




Figure 3. Crosstalk vs Frequency




Figure 2. Off Isolation vs Frequency




Figure 4. R<sub>ON</sub> vs V<sub>OUT</sub>



# **TYPICAL CHARACTERISTICS (continued)**




Figure 5.  $R_{\rm ON}$  vs  $V_{\rm IN}$ 




Figure 6.  $V_{\rm OUT}$  vs  $V_{\rm IN}$ 




Figure 7. V<sub>OUT</sub> vs V<sub>IN</sub>





Figure 8.  $V_{OUT}$  vs  $V_{IN}$ 




# PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



TEST	V <sub>DD_5</sub>	$V_{DD}$	S1	$R_L$	V <sub>in</sub>	CL	$V_{\Delta}$
t <sub>PLZ</sub> /t <sub>PZL</sub>	5 V± 0.5 V	3.3 V± 0.3 V	2 × V <sub>DD</sub>	200 Ω	GND	10 pF	0.3 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	5 V± 0.5 V	3.3 V± 0.3 V	GND	or 1 kΩ*	V <sub>DD</sub>	10 pF	0.3 V

 $<sup>^*</sup>R_1 = 200 \Omega$  applies to all switch outputs

 $R_{L}$  = 1 k $\Omega$  applies to all buffer outputs




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is lowexcept when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \le 2.5$  ns.  $t_r \le 2.5$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.

Figure 9. Test Circuit and Voltage Waveforms




# PARAMETER MEASUREMENT INFORMATION (Propagation Delay and Skew)



TEST	$V_{DD}$	V <sub>DD_5</sub>	S1	R <sub>L</sub>	V <sub>in</sub>	CL
$t_{sk(o)}$	3.3 V ± 0.3 V	5 V ± 0.5 V	Open	200 Ω*	V <sub>DD</sub> or GND	10 pF
t <sub>sk(p)</sub>	3.3 V ± 0.3 V	5 V ± 0.5 V	Open	or 1 kΩ	V <sub>DD</sub> or GND	10 pF

 ${}^*R_1 = 200 \Omega$  applies to all switch outputs

 $R_1 = 1 k\Omega$  applies to all buffer outputs




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is lowexcept when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$ 10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- (1)  $2 V \pm 0.2 V$  for SCL, SDA

Figure 10. Test Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION



A. C<sub>L</sub> includes probe and jig capacitance.

Figure 11. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when  $V_{SEL}=0$  and  $A_0$  is the input, the output is measured at  $0B_1$ . All unused analog I/O ports are left open.

#### **HP8753ES Setup**

Average = 4

RBW = 3 kHz


 $V_{BIAS} = 0.35 V$ 

ST = 2 s

P1 = 0 dBM



# PARAMETER MEASUREMENT INFORMATION (continued)



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. A  $50-\Omega$  termination resistor is needed to match the loading of the network analyzer.

Figure 12. Test Circuit for Crosstalk (X<sub>TALK</sub>)

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when  $V_{SEL}=0$  and  $A_1$  is the input, the output is measured at  $A_3$ . All unused analog input (A) ports are connected to GND, and the output (B) ports are left open.

#### **HP8753ES Setup**

Average = 4

RBW = 3 kHz


 $V_{BIAS} = 0.35 V$ 

ST = 2 s

P1 = 0 dBM



## PARAMETER MEASUREMENT INFORMATION (continued)



- C<sub>L</sub> includes probe and jig capacitance.
- B. A  $50-\Omega$  termination resistor is needed to match the loading of the network analyzer.

Figure 13. Test Circuit for Off Isolation (OIRR)

Off isolation is measured at the output of the OFF channel. For example, when  $V_{SEL} = GND$  and  $A_s$  is the input, the output is measured at  $1B_2$ . All unused analog input (A) ports are connected to GND, and the output (B) ports are left open.

#### **HP8753ES Setup**

Average = 4

RBW = 3 kHz

 $V_{BIAS} = 0.35 V$ 

ST = 2 s

P1 = 0 dBM



## PACKAGE OPTION ADDENDUM

20-May-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	U	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TS3V712ELRTGR	ACTIVE	WQFN	RTG	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TF712EL	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

# TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



# TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3V712ELRTGR	WQFN	RTG	32	3000	330.0	16.4	3.3	6.3	1.0	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Jul-2012




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TS3V712ELRTGR	WQFN	RTG	32	3000	367.0	367.0	38.0	

# RTG (R-PWQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Reference JEDEC MO-220.



# RTG (R-PWQFN-N32)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



# RTG (R-PWQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>