

SCES121F-JULY 1997-REVISED OCTOBER 2004

FE	AIURES
•	Member of the Texas Instruments Widebus™
	Family
•	EPICTM (Enhanced-Performance Implanted

- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Port Has Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages
- NOTE: For tape-and-reel order entry, the DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.

DESCRIPTION

This 18-bit universal bus driver is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (LE) input is high. When LE is low, the A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

	_		
NC	[1	O_{56}	GND
NC	2	55	NC
Y1	[] 3	54	D A1
GND	4	53	GND
Y2	5	52	A2
Y3	6	51	A 3
V_{CC}	[7	50	Vcc
Y4	8]	49	A4
Y5	[9	48	A5
Y6	10	47	A6
GND	11	46	GND
Y7	12	45] A7
Y8	[13	44	A8
Y9	14	43] A9
Y10	15	42	A10
Y11	[16	41	A11
Y12	[17	40	A12
GND	[18	39]GND
Y13	[19	38	A13
Y14	20	37	A14
Y15	21	36	A15
V _{CC}	22	35	Vcc
Y16	23	34]A16
Y17	24	33	A17
GND	25	32	GND
Y18	26	31	A18
OE	27	30]CLK
LE	28	29] GND

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

NC - No internal connection

The output port includes equivalent 26-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162835 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC are trademarks of Texas Instruments.


SCES121F-JULY 1997-REVISED OCTOBER 2004



FUNCTION TABLE

	INPUTS									
ŌĒ	LE	CLK	Α	Y						
н	Х	Х	Х	Z						
L	Н	Х	L	L						
L	Н	Х	Н	н						
L	L	\uparrow	L	L						
L	L	\uparrow	Н	н						
L	L	L or H	Х	Y ₀ ⁽¹⁾						

(1) Output level before the indicated steady-state input conditions were established




LOGIC SYMBOL⁽¹⁾

(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCES121F-JULY 1997-REVISED OCTOBER 2004

LOGIC DIAGRAM (POSITIVE LOGIC)



To 17 Other Channels

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾	-0.5	4.6	V	
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	$V_{CC} + 0.5$	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V ₀ < 0		-50	mA
lo	Continuous output current		±50	mA	
	Continuous current through each V_{CC} or GND			±100	mA
		DGG package		81	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DGV package		86	°C/W
		DL package		74	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. (2)

(3) (4) This value is limited to 4.6 V maximum.

The package thermal impedance is calculated in accordance with JESD 51.

SCES121F-JULY 1997-REVISED OCTOBER 2004





RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT		
V _{CC}	Supply voltage		1.65	3.6	V		
		V_{CC} = 1.65 V to 1.95 V	$0.65 imes V_{CC}$	$0.65 imes V_{CC}$			
V _{IH}	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2				
		V_{CC} = 1.65 V to 1.95 V	0.	$35 \times V_{CC}$			
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8			
VI	Input voltage		0	V _{CC}	V		
Vo	Output voltage		0	V _{CC}	V		
		V _{CC} = 1.65 V		-2			
		V _{CC} = 2.3 V		-6			
I _{ОН}	High-level output current	V _{CC} = 2.7 V		-8	mA		
		$V_{CC} = 3 V$		-12			
		V _{CC} = 1.65 V		2			
		V _{CC} = 2.3 V		6	~ ^		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		8	mA		
		$V_{CC} = 3 V$		12	2		
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V		
T _A	Operating free-air temperature		-40	85	°C		

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES121F-JULY 1997-REVISED OCTOBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾	MAX	UNIT	
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2			
	I _{OH} = -2 mA	1.65 V	1.2			
	I _{OH} = -4 mA	2.3 V	1.9			
V _{OH}		2.3 V	1.7		V	
	I _{OH} = -6 mA	3 V	2.4			
	I _{OH} = -8 mA	2.7 V	2			
	I _{OH} = -12 mA	3 V	2			
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.2		
	I _{OL} = 2 mA	1.65 V		0.45		
	$I_{OL} = 4 \text{ mA}$	2.3 V		0.4		
V _{OL}		2.3 V		0.55	V	
	$I_{OL} = 6 \text{ mA}$	3 V		0.55		
	I _{OL} = 8 mA	2.7 V		0.6		
	I _{OL} = 12 mA	3 V		0.8		
I _I	V _I = V _{CC} or GND	3.6 V		±5	μΑ	
	V _I = 0.58 V	1.65 V	25			
	V _I = 1.07 V	1.65 V	-25			
	V ₁ = 0.7 V	2.3 V	45			
I _{I(hold)}	V _I = 1.7 V	2.3 V	-45		μΑ	
	V _I = 0.8 V	3 V	75			
	$V_{I} = 2 V$	3 V	-75			
	$V_{I} = 0$ to 3.6 V ⁽²⁾	3.6 V		±500		
I _{OZ}	$V_{O} = V_{CC}$ or GND	3.6 V		±10	μΑ	
I _{CC}	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		40	μΑ	
ΔI_{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μA	
Control inpu	Its V V or CND	2.2.1/	3.5		~ F	
C _i Data inputs	$V_1 = V_{CC}$ or GND	3.3 V	6		pF	
C _o Outputs	$V_{O} = V_{CC}$ or GND	3.3 V	7		pF	
. I	1	1	1			

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

SCES121F-JULY 1997-REVISED OCTOBER 2004



TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

				V _{CC} =	1.8 V	V _{CC} = 2 ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency				(1)		150		150		150	MHz	
(Dula a duration	LE high		(1)		3.3		3.3		3.3		20		
۱w	t _w Pulse duration CLK high		LK high or low			3.3		3.3		3.3		ns	
		Data before CLK↑		(1)		2.2		2.1		1.7			
t _{su}	Setup time		CLK high	(1)		1.9		1.6		1.5		ns	
		Data before LE↓	CLK low	(1)		1.3		1.1		1			
		Data after CLK↑		(1)		0.6		0.6		0.7			
t _h	Hold time	Data after LE \downarrow	CLK high or low	(1)		1.4		1.7		1.4		ns	

(1) This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} =	V _{CC} = 1.8 V		V_{CC} = 2.5 V \pm 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
	(INPUT)	(001201)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			(1)		150		150		150		MHz
	А			(1)	1	5		5	1	4.2	
t _{pd}	LE	Y		(1)	1.3	5.9		5.8	1.3	5.1	ns
	CLK			(1)	1.4	6.3		6.1	1.4	5.4	
t _{en}	ŌĒ	Y		(1)	1.4	6.3		6.5	1.1	5.5	ns
t _{dis}	ŌĒ	Y		(1)	1	4.7		4.9	1.3	4.5	ns

(1) This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

from 0°C to 65°C, $C_L = 50 \text{ pF}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.15	UNIT	
		(661461)	MIN	MAX	
t _{pd}	CLK	Y	1.9	5	ns


OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

А								,	
	PARAMETER		TEST	CONDITIONS	V _{CC} = 1.8 V	V_{CC} = 2.5 V	V_{CC} = 3.3 V	UNIT	
	PARAMETER		1531	CONDITIONS	ТҮР	TYP	TYP	UNIT	
C	Dower dissipation consultance	Outputs enabled	C = 0	f = 10 MHz	(1)	36	41	۶E	
C _{pd}	Power dissipation capacitance	Outputs disabled	C _L = 0,		(1)	12.5	14	рF	

(1) This information was not available at the time of publication.

SCES121F-JULY 1997-REVISED OCTOBER 2004




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SCES121F-JULY 1997-REVISED OCTOBER 2004



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms

SCES121F-JULY 1997-REVISED OCTOBER 2004



ENABLE AND DISABLE TIMES

NOTES: A. C_L includes probe and jig capacitance.

 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns. t_f ≤ 2.5 ns.

D. The outputs are measured one at a time, with one transition per measurement.

E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .

PROPAGATION DELAY TIMES

F. t_{PZL} and t_{PZH} are the same as t_{en} .

G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
74ALVCH162835DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162835	Samples
SN74ALVCH162835DGGR	OBSOLETE	TSSOP	DGG	56		TBD	Call TI	Call TI	-40 to 85		
SN74ALVCH162835DGVR	OBSOLETE	TVSOP	DGV	56		TBD	Call TI	Call TI	-40 to 85		
SN74ALVCH162835DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162835	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated