


FEATURES

- Available in the Texas Instruments NanoFree[™] Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V •
- Max t_{nd} of 4 ns at 3.3 V
- Low Power Consumption, 10-µA Max I_{cc}
- ±24-mA Output Drive at 3.3 V

- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

This single D-type latch is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

While the latch-enable (LE) input is high, the Q output follows the data (D) input. When LE is taken low, the Q output is latched at the logic level set up at the D input.

NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

T _A	PACKAGE ⁽¹⁾⁽²⁾		ORDERING PART NUMBER	TOP-SIDE MARKING ⁽³⁾
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74LVC1G373YZPR	D3_
		Reel of 3000	SN74LVC1G373DBVR	C 4 2
-40°C to 85°C	SOT (SOT-23) – DBV	Reel of 250	SN74LVC1G373DBVT	- CA3_
		Reel of 3000	SN74LVC1G373DCKR	D2
	SOT (SC-70) – DCK	Reel of 250	SN74LVC1G373DCKT	- D3_

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI (2)website at www.ti.com.

DCK: The actual top-side marking has one additional character that designates the assembly/test site. (3)YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments.



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

OE does not affect the internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

A buffered output-enable (\overline{OE}) input can be used to place the output in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the output neither loads nor drives the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

	FUNCTIO		
	INPUTS		OUTPUT
ŌĒ	LE	D	Q
L	Н	L	L
L	Н	Н	Н
L	L	Х	Q ₀
н	Х	Х	Z

FUNCTION TABLE

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾	-0.5	6.5	V	
Vo	Voltage range applied to any output in the high-impeda	-0.5	6.5	V	
Vo	Voltage range applied to any output in the high or low s	state ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	Output clamp current V _O < 0			
I _O	Continuous output current			±50	mA
	Continuous current through V_{CC} or GND			±100	mA
		DBV package		165	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DCK package		259	°C/W
	YZP packag			123	
T _{stg}	Storage temperature range	-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LVC1G373 SINGLE D-TYPE LATCH WITH 3-STATE OUPUT

SCES528C-DECEMBER 2003-REVISED MAY 2007



Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
	Current currente and	Operating	1.65	5.5	V
V _{CC}	Supply voltage	Data retention only	1.5		v
		V _{CC} = 1.65 V to 1.95 V	$0.65 imes V_{CC}$		
	Lligh lovel input veltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
VIH	High-level input voltage	$V_{CC} = 3 V$ to 3.6 V	2		v
		V_{CC} = 4.5 V to 5.5 V	$0.7 imes V_{CC}$		
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V		$0.35 \times V_{CC}$	
	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V
V _{IL}	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	v
		V_{CC} = 4.5 V to 5.5 V		$0.3 \times V_{\text{CC}}$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-4	
		V _{CC} = 2.3 V		8	
l _{он}	High-level output current	N 2 V		-16	mA
		$V_{CC} = 3 V$		-24	
		V _{CC} = 4.5 V		-32	
		V _{CC} = 1.65 V		4	
		V _{CC} = 2.3 V		8	
OL	Low-level output current			16	mA
		$V_{CC} = 3 V$		24	
		V _{CC} = 4.5 V		32	
		V_{CC} = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20	
∆t/∆v	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 V \pm 0.5 V$		5	
Γ _A	Operating free-air temperature		-40	85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN T	YP ⁽¹⁾ MAX	UNIT
	I _{OH} = -100 μA	1.65 V to 5.5 V	V _{CC} – 0.1		
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		
V	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9		V
V _{OH}	$I_{OH} = -16 \text{ mA}$	3 V	2.4		v
	$I_{OH} = -24 \text{ mA}$	3 V	2.3		
	$I_{OH} = -32 \text{ mA}$	4.5 V	3.8		
	I _{OL} = 100 μA	1.65 V to 5.5 V		0.1	
	$I_{OL} = 4 \text{ mA}$	1.65 V		0.45	
V	I _{OL} = 8 mA	2.3 V		0.3	V
V _{OL}	I _{OL} = 16 mA	3 V		0.4	v
	I _{OL} = 24 mA	3 V		0.55	
	I _{OL} = 32 mA	4.5 V		0.55	
I _I	$V_1 = 5.5 \text{ V or GND}$	0 to 5.5 V		±1	
I _{OZ}	$V_0 = 0$ to 5.5 V	3.6 V		±5	
I _{off}	$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0		±10	μA
I _{CC}	$V_{\rm I} = 5.5 \text{ V or GND}, \qquad I_{\rm O} = 0$	1.65 V to 5.5 V		10	
ΔI_{CC}	One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND	3 V to 5.5 V		500	
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		3.5	ьE
Co	$V_{O} = V_{CC}$ or GND	3.3 V		6	pF

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} = 1.8 V ± 0.15 V		2.5 V 2 V	V _{CC} = 3 ± 0.3		V _{CC} = ± 0.5	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high	3		3		3		3		ns
t _{su}	Setup time, data before LE \downarrow	2.4		2		1.5		1.5		ns
t _h	Hold time, data after LE \downarrow	2.5		1.5		1.5		1.5		ns

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM INPUT	TO (OUTPUT)		V _{CC} = 1.8 V ± 0.15 V		V_{CC} = 2.5 V \pm 0.2 V		3.3 V 3 V	V _{CC} = 5 V ± 0.5 V		UNIT
	INFUT	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	D	0	2	15	1.5	5	1	4	1	3.5	2
t _{pd}	LE	Q	2	15	1.5	5	1	4	1	3.5	ns
t _{en}	OE	Q	2	12.5	1.5	4.5	1	4	1	2.5	ns
t _{dis}	OE	Q	2	14	1.5	7	1	7.9	1	5.3	ns

SN74LVC1G373 SINGLE D-TYPE LATCH WITH 3-STATE OUPUT SCES528C-DECEMBER 2003-REVISED MAY 2007

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 2)


PARAMETER	FROM INPUT	TO (OUTPUT)		V _{CC} = 1.8 V ± 0.15 V		V_{CC} = 2.5 V ± 0.2 V		3.3 V 8 V	V _{CC} = 5 V ± 0.5 V		UNIT
	INFUT	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
+	D	Q	2	16	1.5	7.3	1	5.4	1	4	20
t _{pd}	LE	Q	2	16.3	1.5	7.4	1	5.5	1	4	ns
t _{en}	OE	Q	2	13	1.5	6.3	1	5.1	1	3.7	ns
t _{dis}	OE	Q	2	17.4	1	5.9	1	6.5	1	4.6	ns

Operating Characteristics

 $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	V _{CC} = 5 V TYP	UNIT
0	Power dissipation	Outputs enabled	f = 10 MHz	19	19	19	20	ρF
C _{pd}	capacitance	Outputs disabled		3	3	3	4	μr

PARAMETER MEASUREMENT INFORMATION




- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHI} are the same as t_{rd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

SN74LVC1G373 SINGLE D-TYPE LATCH WITH 3-STATE OUPUT

SCES528C-DECEMBER 2003-REVISED MAY 2007





NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{od} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
74LVC1G373DBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(CA35 ~ CA3R)	Samples
74LVC1G373DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(CA35 ~ CA3R)	Samples
74LVC1G373DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(D35 ~ D3R)	Samples
74LVC1G373DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(D35 ~ D3R)	Samples
SN74LVC1G373DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(CA35 ~ CA3R)	Samples
SN74LVC1G373DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(D35 ~ D3R)	Samples
SN74LVC1G373YZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(D32 ~ D37)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.



www.ti.com

11-Apr-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G373DBVR	SOT-23	DBV	6	3000	178.0	9.2	3.3	3.2	1.55	4.0	8.0	Q3
SN74LVC1G373DCKR	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G373YZPR	DSBGA	YZP	6	3000	180.0	8.4	1.02	1.52	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

11-Aug-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G373DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
SN74LVC1G373DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G373YZPR	DSBGA	YZP	6	3000	220.0	220.0	34.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- È. Falls within JEDEC MO-178 Variation AB, except minimum lead width.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AB.



LAND PATTERN DATA




NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



YZP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



- Α.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated