- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Pinout Optimizes DDR2 DIMM PCB Layout
- Configurable as 25 -Bit 1:1 or 14-Bit 1:2 Registered Buffer
- Chip-Select Inputs Gate the Data Outputs from Changing State and Minimizes System Power Consumption
- Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated Line
- Supports SSTL_18 Data Inputs
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the Control and RESET Inputs
- Checks Parity on DIMM-Independent Data Inputs
- Able to Cascade with a Second SN74SSTU32866
- RESET Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low, Except QERR
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)


## description/ordering information

This 25 -bit 1:1 or 14 -bit $1: 2$ configurable registered buffer is designed for $1.7-\mathrm{V}$ to $1.9-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation. In the $1: 1$ pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout configuration, two devices per DIMM are required to drive 18 SDRAM loads.
All inputs are SSTL_18, except the reset ( $\overline{\operatorname{RESET}}$ ) and control (Cn) inputs, which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL_18 specifications, except the open-drain error ( $\overline{\mathrm{QERR}}$ ) output.
The SN74SSTU32866 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.
The SN74SSTU32866 accepts a parity bit from the memory controller on the parity bit (PAR_IN) input, compares it with the data received on the DIMM-independent D-inputs (D2-D3, D5-D6, D8-D25 when C0 $=0$ and $\mathrm{C} 1=0$; D2-D3, D5-D6, D8-D14 when C0 $=0$ and $\mathrm{C} 1=1$; or D1-D6, D8-D13 when C0 $=1$ and $C 1=1$ ) and indicates whether a parity error has occurred on the open-drain QERR pin (active low). The convention is even parity; i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs, combined with the parity input bit. To calculate parity, all DIMM-independent data inputs must be tied to a known logic state.
When used as a single device, the C 0 and C 1 inputs are tied low. In this configuration, parity is checked on the PAR_IN input signal, which arrives one cycle after the input data to which it applies. Two clock cycles after the data are registered, the corresponding partial-parity-out (PPO) and QERR signals are generated.

ORDERING INFORMATION

| TA $_{\mathbf{A}}$ | PACKAGE $\dagger$ |  | ORDERABLE <br> PART NUMBER | TOP-SIDE <br> MARKING |
| :---: | :---: | :---: | :---: | :--- |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | LFBGA - GKE | Tape and reel | SN74SSTU32866GKER | SU866 |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## description/ordering information (continued)

When used in pairs, the C0 input of the first register is tied low, and the C0 input of the second register is tied high. The C1 input of both registers are tied high. Parity, which arrives one cycle after the data input to which it applies, is checked on the PAR_IN input signal of the first device. Two clock cycles after the data are registered, the corresponding PPO and $\overline{\text { QERR }}$ signals are generated on the second device. The PPO output of the first register is cascaded to the PAR_IN of the second SN74SSTU32866. The $\overline{Q E R R}$ output of the first SN74SSTU32866 is left floating, and the valid error information is latched on the QERR output of the second SN74SSTU32866.

If an error occurs and the $\overline{\text { QERR }}$ output is driven low, it stays latched low for a minimum of two clock cycles or until $\overline{R E S E T}$ is driven low. If two or more consecutive parity errors occur, the $\overline{\text { QERR }}$ output is driven low and latched low for a clock duration equal to the parity-error duration or until RESET is driven low. The DIMM-dependent signals (DCKE, $\overline{\mathrm{DCS}}$, DODT, and $\overline{\mathrm{CSR}}$ ) are not included in the parity-check computation.

The C0 input controls the pinout configuration of the 1:2 pinout from register-A configuration (when low) to register-B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high). C0 and C1 should not be switched during normal operation. They should be hard-wired to a valid low or high level to configure the register in the desired mode. In the 25-bit 1:1 pinout configuration, the A6, D6, and H6 terminals are driven low and are do-not-use (DNU) pins.

In the DDR2 RDIMM application, $\overline{\text { RESET }}$ is specified to be completely asynchronous with respect to CLK and $\overline{C L K}$. Therefore, no timing relationship can be ensured between the two. When entering reset, the register is cleared, and the data outputs are driven low quickly, relative to the time required to disable the differential input receivers. However, when coming out of reset, the register becomes active quickly, relative to the time required to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the SN74SSTU32866 ensures that the outputs remain low, thus ensuring there will be no glitches on the output.
To ensure defined outputs from the register before a stable clock has been supplied, $\overline{\text { RESET }}$ must be held in the low state during power up.
The device supports low-power standby operation. When $\overline{\text { RESET }}$ is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage ( $\mathrm{V}_{\mathrm{REF}}$ ) inputs are allowed. In addition, when $\overline{R E S E T}$ is low, all registers are reset and all outputs are forced low, except $\overline{\text { QERR. The LVCMOS RESET and }}$ Cn inputs always must be held at a valid logic high or low level.
The device also supports low-power active operation by monitoring both system chip select ( $\overline{\mathrm{DCS}}$ and $\overline{\mathrm{CSR}}$ ) inputs and gates the Qn and PPO outputs from changing states when both $\overline{\mathrm{DCS}}$ and $\overline{\mathrm{CSR}}$ inputs are high. If either $\overline{\mathrm{DCS}}$ or $\overline{\mathrm{CSR}}$ input is low, the Qn and PPO outputs function normally. Also, if the internal low-power signal ( $\overline{\mathrm{LPS} 1}$ ) is high (one cycle after $\overline{\mathrm{DCS}}$ and $\overline{\mathrm{CSR}}$ go high), the device gates the $\overline{\mathrm{QERR}}$ output from changing states. If $\overline{\mathrm{LPS} 1}$ is low, the $\overline{\text { QERR }}$ output functions normally. The $\overline{\mathrm{RESET}}$ input has priority over the $\overline{\mathrm{DCS}}$ and $\overline{\mathrm{CSR}}$ control and, when driven low, forces the Qn and PPO outputs low and forces the $\overline{\text { QERR output high. If the } \overline{\mathrm{DCS}} \text { control }}$ functionality is not desired, the $\overline{\mathrm{CSR}}$ input can be hard-wired to ground, in which case the setup-time requirement for $\overline{\mathrm{DCS}}$ is the same as for the other $D$ data inputs. To control the low-power mode with $\overline{\mathrm{DCS}}$ only, the $\overline{\mathrm{CSR}}$ input should be pulled up to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor.

The two $V_{\text {REF }}$ pins (A3 and T3) are connected together internally by approximately $150 \Omega$. However, it is necessary to connect only one of the two $\mathrm{V}_{\text {REF }}$ pins to the external $\mathrm{V}_{\text {REF }}$ power supply. An unused $\mathrm{V}_{\text {REF }}$ pin should be terminated with a $\bigvee_{\text {REF }}$ coupling capacitor.

GKE PACKAGE
(TOP VIEW)
$\begin{array}{lllll}2 & 3 & 4 & 5 & 6\end{array}$

terminal assignments for 1:1 register ( $C 0=0, C 1=0$ )

|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | D1 (DCKE) | PPO | $V_{\text {REF }}$ | $\mathrm{V}_{\mathrm{CC}}$ | Q1 (QCKE) | DNU |
| B | D2 | D15 | GND | GND | Q2 | Q15 |
| C | D3 | D16 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ | Q3 | Q16 |
| D | D4 (DODT) | $\overline{\text { QERR }}$ | GND | GND | Q4 (QODT) | DNU |
| E | D5 | D17 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ | Q5 | Q17 |
| F | D6 | D18 | GND | GND | Q6 | Q18 |
| G | PAR_IN | RESET | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ | C1 | C0 |
| H | CLK | D7 ( $\overline{\mathrm{DCS}})$ | GND | GND | Q7 ( $\overline{\mathrm{QCS}}$ ) | DNU |
| J | $\overline{\text { CLK }}$ | $\overline{\mathrm{CSR}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ | NC | NC |
| K | D8 | D19 | GND | GND | Q8 | Q19 |
| L | D9 | D20 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{\text {CC }}$ | Q9 | Q20 |
| M | D10 | D21 | GND | GND | Q10 | Q21 |
| N | D11 | D22 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ | Q11 | Q22 |
| P | D12 | D23 | GND | GND | Q12 | Q23 |
| R | D13 | D24 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{\text {CC }}$ | Q13 | Q24 |
| T | D14 | D25 | $V_{\text {REF }}$ | $\mathrm{V}_{\mathrm{CC}}$ | Q14 | Q25 |

Each pin name in parentheses indicates the DDR2 DIMM signal name.
DNU - Do not use
NC - No internal connection
logic diagram for 1:1 register configuration (positive logic); $\mathbf{C 0}=\mathbf{0}, \mathbf{C 1}=0$


To 21 Other Channels (D3, D5, D6, D8-D25)
parity logic diagram for 1:1 register configuration (positive logic); $\mathbf{C 0}=\mathbf{0}, \mathbf{C 1}=0$


## GKE PACKAGE

 (TOP VIEW)$\begin{array}{llllll}1 & 2 & 3 & 4 & 5 & 6\end{array}$

terminal assignments for $1: 2$ register- $\mathrm{A}(\mathrm{CO}=0, \mathrm{C} 1=1)$

|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | D1 (DCKE) | PPO | $V_{\text {REF }}$ | $V_{C C}$ | $\begin{gathered} \text { Q1A } \\ \text { (QCKEA) } \end{gathered}$ | $\begin{gathered} \text { Q1B } \\ \text { (QCKEB) } \end{gathered}$ |
| B | D2 | DNU | GND | GND | Q2A | Q2B |
| C | D3 | DNU | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ | Q3A | Q3B |
| D | D4 (DODT) | QERR | GND | GND | $\begin{gathered} \text { Q4A } \\ \text { (QODTA) } \end{gathered}$ | $\begin{gathered} \text { Q4B } \\ \text { (QODTB) } \end{gathered}$ |
| E | D5 | DNU | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Q5A | Q5B |
| F | D6 | DNU | GND | GND | Q6A | Q6B |
| G | PAR_IN | RESET | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | C1 | C0 |
| H | CLK | D7 ( $\overline{\mathrm{DCS}}$ ) | GND | GND | $\frac{\text { Q7A }}{(\text { QCSA })}$ | $\frac{\text { Q7B }}{(\text { QCSB })}$ |
| J | CLK | $\overline{\text { CSR }}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | NC | NC |
| K | D8 | DNU | GND | GND | Q8A | Q8B |
| L | D9 | DNU | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ | Q9A | Q9B |
| M | D10 | DNU | GND | GND | Q10A | Q10B |
| N | D11 | DNU | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ | Q11A | Q11B |
| P | D12 | DNU | GND | GND | Q12A | Q12B |
| R | D13 | DNU | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ | Q13A | Q13B |
| T | D14 | DNU | $\mathrm{V}_{\text {REF }}$ | $\mathrm{V}_{\mathrm{CC}}$ | Q14A | Q14B |

Each pin name in parentheses indicates the DDR2 DIMM signal name.
DNU - Do not use
NC - No internal connection
logic diagram for 1:2 register-A configuration (positive logic); $\mathbf{C 0}=\mathbf{0 , C 1 = 1}$


To 10 Other Channels (D3, D5, D6, D8-D14)
parity logic diagram for 1:2 register-A configuration (positive logic); $C 0=0, C 1=1$


GKE PACKAGE (TOP VIEW)
$\begin{array}{lllll}2 & 3 & 4 & 5 & 6\end{array}$

terminal assignments for 1:2 register- $B(C 0=1, C 1=1)$

|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | D1 | PPO | $\mathrm{V}_{\text {REF }}$ | $\mathrm{V}_{\mathrm{CC}}$ | Q1A | Q1B |
| B | D2 | DNU | GND | GND | Q2A | Q2B |
| C | D3 | DNU | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ | Q3A | Q3B |
| D | D4 | $\overline{\text { QERR }}$ | GND | GND | Q4A | Q4B |
| E | D5 | DNU | $V_{C C}$ | $V_{C C}$ | Q5A | Q5B |
| F | D6 | DNU | GND | GND | Q6A | Q6B |
| G | PAR_IN | RESET | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | C1 | C0 |
| H | CLK | D7 ( $\overline{\mathrm{DCS}})$ | GND | GND | $\frac{\mathrm{Q} 7 \mathrm{~A}}{(\mathrm{QCSA})}$ | $\frac{\mathrm{Q} 7 \mathrm{~B}}{(\mathrm{QCSB})}$ |
| J | $\overline{\text { CLK }}$ | $\overline{C S R}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | NC | NC |
| K | D8 | DNU | GND | GND | Q8A | Q8B |
| L | D9 | DNU | $V_{C C}$ | $V_{C C}$ | Q9A | Q9B |
| M | D10 | DNU | GND | GND | Q10A | Q10B |
| N | $\begin{aligned} & \text { D11 } \\ & \text { (DODT) } \end{aligned}$ | DNU | $V_{C C}$ | $V_{C C}$ | $\begin{gathered} \text { Q11A } \\ \text { (QODTA) } \end{gathered}$ | $\begin{aligned} & \text { Q11B } \\ & \text { (QODTB) } \end{aligned}$ |
| P | D12 | DNU | GND | GND | Q12A | Q12B |
| R | D13 | DNU | $V_{C C}$ | $V_{C C}$ | Q13A | Q13B |
| T | $\begin{gathered} \text { D14 } \\ \text { (DCKE) } \end{gathered}$ | DNU | $V_{\text {REF }}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\begin{gathered} \text { Q14A } \\ \text { (QCKEA) } \end{gathered}$ | $\begin{gathered} \text { Q14B } \\ \text { (QCKEB) } \end{gathered}$ |

Each pin name in parentheses indicates the DDR2 DIMM signal name.
DNU - Do not use
NC - No internal connection
logic diagram for 1:2 register- $B$ configuration (positive logic); $C 0=1, C 1=1$


To 10 Other Channels (D2-D6, D8-D10, D12-D13)
parity logic diagram for 1:2 register- $B$ configuration (positive logic); $C 0=1, C 1=1$


TERMINAL FUNCTIONS

| TERMINAL NAME | DESCRIPTION | ELECTRICAL CHARACTERISTICS |
| :---: | :---: | :---: |
| GND | Ground | Ground input |
| $\mathrm{V}_{\mathrm{CC}}$ | Power-supply voltage | 1.8 V nominal |
| $\mathrm{V}_{\text {REF }}$ | Input reference voltage | 0.9 V nominal |
| CLK | Positive master clock input | Differential input |
| $\overline{\text { CLK }}$ | Negative master clock input | Differential input |
| C0, C1 | Configuration control input. Register A or Register B and 1:1 mode or 1:2 mode select. | LVCMOS input |
| $\overline{\text { RESET }}$ | Asynchronous reset input. Resets registers and disables $\mathrm{V}_{\text {REF }}$, data, and clock differential-input receivers. When $\overline{R E S E T}$ is low, all Q outputs are forced low and the $\overline{\text { QERR }}$ output is forced high. | LVCMOS input |
| D1-D25 | Data input. Clocked in on the crossing of the rising edge of CLK and the falling edge of $\overline{\mathrm{CLK}}$. | SSTL_18 inputs |
| $\overline{\mathrm{CSR}}, \overline{\mathrm{DCS}}$ | Chip select inputs. Disables D1-D25 $\dagger$ outputs switching when both inputs are high | SSTL_18 inputs |
| DODT | The outputs of this register bit will not be suspended by the $\overline{\mathrm{DCS}}$ and $\overline{\mathrm{CSR}}$ control. | SSTL_18 input |
| DCKE | The outputs of this register bit will not be suspended by the $\overline{\mathrm{DCS}}$ and $\overline{\mathrm{CSR}}$ control. | SSTL_18 input |
| PAR_IN | Parity input. Arrives one clock cycle after the corresponding data input. | SSTL_18 input |
| Q1-Q25 $\ddagger$ | Data outputs that are suspended by the $\overline{\mathrm{DCS}}$ and $\overline{\mathrm{CSR}}$ control. | 1.8 V CMOS outputs |
| PPO | Partial parity out. Indicates odd parity of inputs D1-D25.† | 1.8 V CMOS output |
| $\overline{\text { QCS }}$ | Data output that will not be suspended by the $\overline{\mathrm{DCS}}$ and $\overline{\mathrm{CSR}}$ control | 1.8 V CMOS output |
| QODT | Data output that will not be suspended by the $\overline{\mathrm{DCS}}$ and $\overline{\mathrm{CSR}}$ control | 1.8 V CMOS output |
| QCKE | Data output that will not be suspended by the $\overline{\mathrm{DCS}}$ and $\overline{\mathrm{CSR}}$ control | 1.8 V CMOS output |
| $\overline{\text { QERR }}$ | Output error bit. Timing is determined by the device mode. | Open-drain output |
| NC | No internal connection |  |
| DNU | Do not use. Inputs are in standby-equivalent mode, and outputs are driven low. |  |

† Data inputs = D2, D3, D5, D6, D8-D25 when C0 $=0$ and C1 $=0$
Data inputs $=$ D2, D3, D5, D6, D8-D14 when $\mathrm{C} 0=0$ and $\mathrm{C} 1=1$
Data inputs = D1-D6, D8-D10, D12, D13 when C0 $=1$ and C1 $=1$.
$\ddagger$ Data outputs = Q2, Q3, Q5, Q6, Q8-Q25 when C0 $=0$ and C1 $=0$
Data outputs = Q2, Q3, Q5, Q6, Q8-Q14 when C0 $=0$ and $\mathrm{C} 1=1$
Data outputs = Q1-Q6, Q8-Q10, Q12, Q13 when C0 $=1$ and C1 $=1$.
FUNCTION TABLES

| INPUTS |  |  |  |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RESET }}$ | $\overline{\text { DCS }}$ | $\overline{\text { CSR }}$ | CLK | $\overline{\text { CLK }}$ | Dn | Qn |
| H | L | X | $\uparrow$ | $\downarrow$ | L | L |
| H | L | X | $\uparrow$ | $\downarrow$ | H | H |
| H | X | L | $\uparrow$ | $\downarrow$ | L | L |
| H | X | L | $\uparrow$ | $\downarrow$ | H | H |
| H | H | H | $\uparrow$ | $\downarrow$ | X | $Q_{0}$ |
| H | X | X | L or H | L or H | X | $Q_{0}$ |
| L | X or floating | $X$ or floating | X or floating | $\begin{aligned} & \text { X or } \\ & \text { floating } \end{aligned}$ | $\begin{gathered} \mathrm{X} \text { or } \\ \text { floating } \end{gathered}$ | L |

Function Tables (Continued)

| INPUTS |  |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: |
| RESET | CLK | $\overline{\text { CLK }}$ | DCKE, <br> $\overline{\text { DCS, }}$ <br> DODT | QCKE, <br> QCS, <br> QODT |
| $H$ | $\uparrow$ | $\downarrow$ | $H$ | $H$ |
| $H$ | $\uparrow$ | $\downarrow$ | L | L |
| $H$ | L or H | L or H | X | $\mathrm{Q}_{0}$ |
| L | X or <br> floating | X or <br> floating | X or <br> floating | L |

PARITY AND STANDBY FUNCTION

| INPUTS |  |  |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET | CLK | $\overline{\text { CLK }}$ | $\overline{\text { DCS }}$ | $\overline{\text { CSR }}$ | $\begin{gathered} \Sigma \text { OF INPUTS }=H \\ \text { D1-D25 } \dagger \end{gathered}$ | PAR_IN $\ddagger$ | PPO | QERR§ |
| H | $\uparrow$ | $\downarrow$ | L | X | Even | L | L | H |
| H | $\uparrow$ | $\downarrow$ | L | X | Odd | L | H | L |
| H | $\uparrow$ | $\downarrow$ | L | X | Even | H | H | L |
| H | $\uparrow$ | $\downarrow$ | L | X | Odd | H | L | H |
| H | $\uparrow$ | $\downarrow$ | H | L | Even | L | L | H |
| H | $\uparrow$ | $\downarrow$ | H | L | Odd | L | H | L |
| H | $\uparrow$ | $\downarrow$ | H | L | Even | H | H | L |
| H | $\uparrow$ | $\downarrow$ | H | L | Odd | H | L | H |
| H | $\uparrow$ | $\downarrow$ | H | H | X | X | $\mathrm{PPO}_{0}$ | $\overline{\text { QERR }}_{0}$ |
| H | L or H | L or H | X | X | X | X | $\mathrm{PPO}_{0}$ | $\overline{\mathrm{QERR}}_{0}$ |
| L | X or floating | X or floating | X or floating | X or floating | X | X or floating | L | H |

† Data inputs = D2-D3, D5-D6, D8-D25 when C0 $=0$ and C1 $=0$
Data inputs = D2-D3, D5-D6, D8-D14 when C0 $=0$ and C1 $=1$
Data inputs = D1-D6, D8-D13 when C0 $=1$ and C1 $=1$
$\ddagger$ PAR_IN arrives one clock cycle ( $\mathrm{C} 0=0$ ) or two clock cycles $(\mathrm{CO}=1)$ after the data to which it applies.
§ This transition assumes that $\overline{\text { QERR }}$ is high at the crossing of CLK going high and $\overline{\text { CLK }}$ going low. If $\overline{\text { QERR }}$ goes low, it stays latched low for a minimum of two clock cycles or until RESET is driven low. If two or more consecutive parity errors occur, the $\overline{\text { QERR }}$ output is driven low and latched low for a clock duration equal to the parity duration or until $\overline{\text { RESET }}$ is driven low.

PARITY ERROR DETECT IN LOW-POWER MODEI

| ERROR POSISTION | $\begin{gathered} 1: 1 \text { MODE } \\ (C 0=0, C 1=0) \end{gathered}$ |  | 1:2 REGISTER-A MODE$(C 0=0, C 1=1)$ |  | 1:2 REGISTER-B MODE$(C 0=0, C 1=0)$ |  | CASCADED MODE (Registers A and B) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PPO DURATION | QERR DURATION | PPO DURATION | QERR DURATION | PPO DURATION | QERR DURATION | PPO DURATION | QERR DURATION |
| n-4 | 1 Cycle | 2 Cycles | 1 Cycle | 2 Cycles | 1 Cycle | 2 Cycles | 1 Cycle | 2 Cycles |
| n-3 | 1 Cycle | 2 Cycles | 1 Cycle | 2 Cycles | 1 Cycle | 2 Cycles | 1 Cycle | 2 Cycles |
| n-2 | 1 Cycle | 2 Cycles | 1 Cycle | 2 Cycles | 1 Cycle | 2 Cycles | 1 Cycle | 2 Cycles |
| $\mathrm{n}-1$ | LPM + 2 | LPM + 2 | LPM + 1 | LPM + 1 | LPM + 2 | LPM + 2 | LPM + 2 | LPM + 2 |
| n | Not detected | Not detected | Not detected | Not detected | Not detected | Not detected | Not detected | Not detected |

II If a parity error occurs before the device enters the low-power mode (LPM), the behavior of PPO and QERR is dependent on the mode of the device and the position of the parity error occurrence. This table illustrates the low-power-mode effect on parity detect. The low-power mode is activated on the n clock cycle when $\overline{\mathrm{DCS}}$ and $\overline{\mathrm{CSR}}$ go high.

## SN74SSTU32866

## 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST

SCES564A - APRIL 2004 - REVISED NOVEMBER 2007

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | .5 V to 2.5 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{\text {I }}$ (see Notes 1 and 2) | -0.5 V to 2.5 V |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous current through each $\mathrm{V}_{\text {CC }}$ or GND | $\pm 100 \mathrm{~mA}$ |
| Package thermal impedance, $\theta_{\text {JA }}$ (see Note 3) | $36^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 2.5 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 4)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 1.7 |  | 1.9 | V |
| $\mathrm{V}_{\text {REF }}$ | Reference voltage |  | $0.49 \times \mathrm{V}_{\mathrm{CC}}$ | $0.5 \times \mathrm{V}_{\text {CC }}$ | $0.51 \times \mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {TT }}$ | Termination voltage |  | $\mathrm{V}_{\text {REF }}-40 \mathrm{mV}$ | $\mathrm{V}_{\text {REF }}$ | $\mathrm{V}_{\text {REF }}+40 \mathrm{mV}$ | V |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IH }}$ | AC high-level input voltage | Data inputs, $\overline{\text { CSR, PAR_IN }}$ | $\mathrm{V}_{\text {REF }}+250 \mathrm{mV}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | AC low-level input voltage | Data inputs, $\overline{\text { CSR, PAR_IN }}$ |  |  | $\mathrm{V}_{\text {REF }}-250 \mathrm{mV}$ | V |
| $\mathrm{V}_{\text {IH }}$ | DC high-level input voltage | Data inputs, $\overline{\text { CSR, PAR_IN }}$ | $\mathrm{V}_{\text {REF }}+125 \mathrm{mV}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | DC low-level input voltage | Data inputs, $\overline{\text { CSR, PAR_IN }}$ |  |  | $\mathrm{V}_{\text {REF }}$-125 mV | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | $\overline{\text { RESET, }} \mathrm{C}_{\mathrm{n}}$ | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\overline{\text { RESET, }} \mathrm{C}_{\mathrm{n}}$ |  |  | $0.35 \times \mathrm{V}_{\text {CC }}$ | V |
| VICR | Common-mode input voltage range | CLK, $\overline{\text { CLK }}$ | 0.675 |  | 1.125 | V |
| $\mathrm{V}_{1}(\mathrm{PP})$ | Peak-to-peak input voltage | CLK, $\overline{\text { CLK }}$ | 600 |  |  | mV |
| ${ }^{\mathrm{I} \mathrm{OH}}$ | High-level output current | Q outputs, PPO |  |  | -8 | mA |
|  | Low-level output current | Q outputs, PPO |  |  | 8 | mA |
|  |  | $\overline{\text { QERR }}$ output |  |  | 8 |  |
| TA | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: The $\overline{\text { RESET }}$ and Cn inputs of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)



[^0]timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 and Note 5)


NOTES: 5. All inputs slew rate is $1 \mathrm{~V} / \mathrm{ns} \pm 20 \%$.
6. $V_{\text {REF }}$ must be held at a valid input level, and data inputs must be held low for a minimum time of $t_{\text {act }}$ max, after $\overline{R E S E T}$ is taken high.
7. $V_{\text {REF }}$, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of tinact max, after $\overline{R E S E T}$ is taken low.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.1 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN |  | MAX |  |
| $\mathrm{f}_{\text {max }}$ (see Figure 1) |  |  |  |  | 500 |  | MHz |
| ${ }_{\text {tpdm }}{ }^{\dagger}$ (see Figure 1) |  | CLK and $\overline{\text { CLK }}$ | Q | 1.4 | 2.5 | ns |
| $t_{\text {pd }}$ | see Figure 4 | CLK and $\overline{\text { CLK }}$ | PPO | 0.6 | 1.6 | ns |
| tPLH | see Figure 3 | CLK and $\overline{\text { CLK }}$ | $\overline{\text { QERR }}$ | 1.2 | 3 | ns |
| tPHL |  |  |  | 1 | 2.4 |  |
| ${ }_{\text {tpdmss }}{ }^{\dagger}$ (see Figure 1) |  | CLK and $\overline{\text { CLK }}$ | Q |  | 2.7 | ns |
| ${ }_{\text {tRPHL }}{ }^{\dagger}$ (see Figure 1) |  | $\overline{\text { RESET }}$ | Q |  | 3 | ns |
| trPHL (see Figure 4) |  |  | PPO |  | 3 |  |
| trPLH (see Figure 3) |  | $\overline{\text { RESET }}$ | $\overline{\text { QERR }}$ |  | 3 | ns |

† Includes 350-ps test-load transmission-line delay.
output slew rates over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM | TO | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.1 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| dV/dt_r | 20\% | 80\% | 1.9 | 4.9 | V/ns |
| dV/dt_f | 80\% | 20\% | 1.9 | 4.9 | V/ns |
| dV/dt_ $\Delta^{\ddagger}$ | 20\% or 80\% | 80\% or $20 \%$ |  | 1.5 | V/ns |

$\ddagger$ Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate).

## PARAMETER MEASUREMENT INFORMATION





VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. $\mathrm{I}_{\mathrm{CC}}$ tested with clock and data inputs held at $\mathrm{V}_{\mathrm{CC}}$ or GND, and $\mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}$.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, input slew rate $=1 \mathrm{~V} / \mathrm{ns} \pm 20 \%$ (unless otherwise noted).
D. The outputs are measured one at a time, with one transition per measurement.
E. $\mathrm{V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{TT}}=\mathrm{V}_{\mathrm{CC}} / 2$
F. $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{REF}}+250 \mathrm{mV}$ (ac voltage levels) for differential inputs. $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ for LVCMOS input.
G. $V_{\text {IL }}=V_{\text {REF }}-250 \mathrm{mV}$ (ac voltage levels) for differential inputs. $\mathrm{V}_{\text {IL }}=$ GND for LVCMOS input.
H. $\quad V_{I(P P)}=600 \mathrm{mV}$
I. $\mathrm{t}_{\mathrm{PLH}}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Data Output Load Circuit and Voltage Waveforms


LOAD CIRCUIT
HIGH-TO-LOW SLEW-RATE MEASUREMENT


VOLTAGE WAVEFORMS
HIGH-TO-LOW SLEW-RATE MEASUREMENT


VOLTAGE WAVEFORMS LOW-TO-HIGH SLEW-RATE MEASUREMENT

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, input slew rate $=1 \mathrm{~V} / \mathrm{ns} \pm 20 \%$ (unless otherwise specified).

Figure 2. Data Output Slew-Rate Measurement Information

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, input slew rate $=1 \mathrm{~V} / \mathrm{ns} \pm 20 \%$ (unless otherwise noted).
C. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 3. Error Output Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT


NOTES: A. CL includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, input slew rate $=1 \mathrm{~V} / \mathrm{ns} \pm 20 \%$ (unless otherwise noted).
C. $V_{R E F}=V_{T T}=V_{C C} / 2$
D. $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{REF}}+250 \mathrm{mV}$ (ac voltage levels) for differential inputs. $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ for LVCMOS input.
E. $V_{I L}=V_{R E F}-250 \mathrm{mV}$ (ac voltage levels) for differential inputs. $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ for LVCMOS input.
F. $V_{I(P P)}=600 \mathrm{mV}$
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 4. Partial-Parity-Out Load Circuit and Voltage Waveforms

## APPLICATION INFORMATION

SN74SSTU32866 used as a single device in the 1:1 register configuration; C0 = 0, C1 = 0

$\dagger$ This function holds the error for two cycles. For details, see the parity logic diagram.

## SN74SSTU32866

## 25-BIT CONFIGURABLE REGISTERED BUFFER

 WITH ADDRESS-PARITY TESTSCES564A - APRIL 2004 - REVISED NOVEMBER 2007
timing diagram for SN74SSTU32866 used as a single device; $\mathbf{C 0}=\mathbf{0 , C 1}=0$ (RESET switches from L to H)

$\dagger$ After $\overline{\operatorname{RESET}}$ is switched from low to high, all data and PAR_IN input signals must be set and held low for a minimum time of tact max, to avoid false error.
$\ddagger$ If the data is clocked in on the $n$ clock pulse, the $\overline{\text { QERR }}$ output signal will be generated on the $\mathrm{n}+2$ clock pulse, and it will be valid on the $\mathrm{n}+3$ clock pulse.
timing diagram for SN74SSTU32866 used as a single device; $\mathbf{C O}=\mathbf{0 , C 1}=0$
(RESET = H)


Unknown input
Output signal is dependent on the prior unknown input event


H or L
$\dagger$ If the data is clocked in on the $n$ clock pulse, the $\overline{\text { QERR }}$ output signal will be generated on the $\mathrm{n}+2$ clock pulse, and it will be valid on $\mathrm{n}+3$ clock pulse. If an error occurs and the $\overline{\text { QERR }}$ output is driven low, it stays latched low for a minimum of two clock cycles or until $\overline{\text { RESET }}$ is driven low.

## SN74SSTU32866

## 25-BIT CONFIGURABLE REGISTERED BUFFER

 WITH ADDRESS-PARITY TESTSCES564A - APRIL 2004 - REVISED NOVEMBER 2007
timing diagram for SN74SSTU32866 used as a single device; C0 = O, C1 = 0
(RESET switches from H to L )


H, L, or X


Hor L
$\dagger$ After $\overline{\text { RESET }}$ is switched from high to low, all data and clock input signals must be held at valid logic levels (not floating) for a minimum time of tinact max.

## SN74SSTU32866 used in pair in the 1:2 register configuration



[^1]
## SN74SSTU32866

## 25-BIT CONFIGURABLE REGISTERED BUFFER

WITH ADDRESS-PARITY TEST
SCES564A - APRIL 2004 - REVISED NOVEMBER 2007
timing diagram for the first SN74SSTU32866 (1:2 Register-A configuration) device used in pair; C0 = 0, C1 = 1 (RESET switches from $L$ to $H$ )


[^2]timing diagram for the first SN74SSTU32866 (1:2 Register-A configuration) device used in pair; C0 = 0, C1 = 1 ( $\overline{\text { RESET }}=\mathrm{H})$

$\dagger$ If the data is clocked in on the $n$ clock pulse, the $\overline{\text { QERR }}$ output signal will be generated on the $n+1$ clock pulse, and it will be valid on $n+2$ clock pulse. If an error occurs and the $\overline{\text { QERR }}$ output is driven low, it stays latched low for a minimum of two clock cycles or until $\overline{\operatorname{RESET}}$ is driven low.

## SN74SSTU32866

## 25-BIT CONFIGURABLE REGISTERED BUFFER

 WITH ADDRESS-PARITY TESTSCES564A - APRIL 2004 - REVISED NOVEMBER 2007
timing diagram for the first SN74SSTU32866 (1:2 Register-A configuration) device used in pair; C0 = 0, C1 = 1 (RESET switches from H to L )


H, L, or X
 H or L
$\dagger$ After $\overline{\text { RESET }}$ is switched from high to low, all data and clock input signals must be held at valid logic levels (not floating) for a minimum time of tinact max
timing diagram for the second SN74SSTU32866 (1:2 Register-B configuration) device used in pair; $C 0=1, C 1=1$ (RESET switches from $L$ to $H$ )

$\dagger$ After $\overline{R E S E T}$ is switched from low to high, all data and PAR_IN input signals must be set and held low for a minimum time of tact max, to avoid false error.
$\ddagger$ PAR_IN is driven from PPO of the first SN74SSTU32866 device.
§ If the data is clocked in on the $n$ clock pulse, the $\overline{\text { QERR }}$ output signal will be generated on the $n+2$ clock pulse, and it will be valid on the $\mathrm{n}+3$ clock pulse.

## SN74SSTU32866

## 25-BIT CONFIGURABLE REGISTERED BUFFER

 WITH ADDRESS-PARITY TESTSCES564A - APRIL 2004 - REVISED NOVEMBER 2007
timing diagram for the second SN74SSTU32866 (1:2 Register-B configuration) device used in pair; C0 = 1, C1 = $1($ RESET $=H)$

† PAR_IN is driven from PPO of the first SN74SSTU32866 device.
$\ddagger$ If the data is clocked in on the $n$ clock pulse, the $\overline{\text { QERR }}$ output signal will be generated on the $n+2$ clock pulse, and it will be valid on $n+3$ clock pulse. If an error occurs and the $\overline{\text { QERR }}$ output is driven low, it stays latched low for a minimum of two clock cycles or until $\overline{\operatorname{RESET}}$ is driven low.
timing diagram for the second SN74SSTU32866 (1:2 Register-B configuration) device used in pair; $C 0=1, C 1=1$ (RESET switches from $H$ to $L$ )

$\dagger$ After $\overline{\mathrm{RESET}}$ is switched from high to low, all data and clock input signals must be held at valid logic levels (not floating) for a minimum time of tinact max.

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Top-Side Markings <br> (4) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74SSTU32866ZKER | ACtive | LFBGA | ZKE | 96 | 1000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-3-260C-168 HR | 0 to 70 | SU866 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZKE (R-PBGA-N96)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-205 variation CC.
D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead ( SnPb ).

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessco |  |  |


[^0]:    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ Each $\vee_{\text {REF }}$ pin (A3 or T 3 ) should be tested independently, with the other (untested) pin open.

[^1]:    $\dagger$ This function holds the error for two cycles. For details, see the parity logic diagram.

[^2]:    $\dagger$ After $\overline{\text { RESET }}$ is switched from low to high, all data and PAR_IN input signals must be set and held low for a minimum time of tact max, to avoid false error.
    $\ddagger$ If the data is clocked in on the $n$ clock pulse, the $\overline{\text { QERR }}$ output signal will be generated on the $\mathrm{n}+1$ clock pulse, and it will be valid on the $\mathrm{n}+2$ clock pulse.

