

2-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR FOR OPEN-DRAIN AND PUSH-PULL APPLICATIONS

Check for Samples: TXS0102


FEATURES

- · No Direction-Control Signal Needed
- Max Data Rates
 - 24 Mbps (Push Pull)
 - 2 Mbps (Open Drain)
- Available in the Texas Instruments NanoStar™ Package
- 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port (V_{CCA} ≤ V_{CCB})
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, Both Ports Are in the High-Impedance State
- No Power-Supply Sequencing Required Either V_{CCA} or V_{CCB} Can Be Ramped First
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - A Port
 - 2500-V Human-Body Model (A114-B)
 - 250-V Machine Model (A115-A)
 - 1500-V Charged-Device Model (C101)
 - B Port
 - 8-kV Human-Body Model (A114-B)
 - 250-V Machine Model (A115-A)
 - 1500-V Charged-Device Model (C101)

TYPICAL LEVEL-SHIFTER APPLICATIONS

- I²C/SMBus
- UART
- GPIO

DCT OR DCU PACKAGE (TOP VIEW)



DQE OR DQM PACKAGE (TOP VIEW)

V _{CCA}	10.5	ı_8_	V_{CCB}
Α1	2_1	1_7_	B1
A2	3 1	ı <u>_</u> 6_	B2
GND	4_1	1_5_	OE

YZP PACKAGE (BOTTOM VIEW)



DESCRIPTION/ORDERING INFORMATION

This two-bit non-inverting translator is a bidirectional voltage-level translator and can be used to establish digital switching compatibility between mixed-voltage systems. It uses two separate configurable power-supply rails, with the A ports supporting operating voltages from 1.65 V to 3.6 V while it tracks the V_{CCA} supply, and the B ports supporting operating voltages from 2.3 V to 5.5 V while it tracks the V_{CCB} supply. This allows the support of both lower and higher logic signal levels while providing bidirectional translation capabilities between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

When the output-enable (OE) input is low, all I/Os are placed in the high-impedance state, which significantly reduces the power-supply quiescent current consumption.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

W

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION⁽¹⁾


T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING (3)
	NanoStar™ - WCSP (DSBGA) 0.23-mm Large Bump - YZP	Reel of 3000	TXS0102YZPR	2H_
	SON – DQE	Reel of 5000	TXS0102DQER	2H
-40°C to 85°C	SON – DQM	Reel of 3000	TXS0102DQMR	2HR
	SSOP – DCT	Reel of 3000	TXS0102DCTR	NFE
	330F - DC1	Tube of 250	TXS0102DCTT	NFE
	VSSOP – DCU	Reel of 3000	TXS0102DCUR	NFE_

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) DCT: The actual top-side marking has three additional characters that designate the year, month, and wafer fab/assembly site. DCU: The actual top-side marking has one additional character that designates the wafer fab/assembly site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).

PIN DESCRIPTION

	NO.				
DCT, DCU	DQE, DQM	YZP	NAME	TYPE	FUNCTION
1	6	A1	B2	I/O	Input/output B. Referenced to V _{CCB} .
2	4	B1	GND	GND	Ground
3	1	C1	V_{CCA}	Power	A-port supply voltage. 1.65 V \leq V _{CCA} \leq 3.6 V and V _{CCA} \leq V _{CCB}
4	3	D1	A2	I/O	Input/output A. Referenced to V _{CCA} .
5	2	D2	A1	I/O	Input/output A. Referenced to V _{CCA} .
6	5	C2	OE	Input	Output enable (active High). Pull OE low to place all outputs in 3-state mode. Referenced to V _{CCA} .
7	8	B2	V _{CCB}	Power	B-port supply voltage. 2.3 V ≤ V _{CCB} ≤ 5.5 V
8	7	A2	B1	I/O	Input/output B. Referenced to V _{CCB} .

TYPICAL OPERATING CIRCUIT





ABSOLUTE MAXIMUM RATINGS(1)

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CCA}	Supply voltage range		-0.5	4.6	V
V_{CCB}	Supply voltage range		-0.5	6.5	V
\/	Input valtage renge (2)	A port	-0.5	4.6	V
VI	Input voltage range (2)	B port	-0.5	6.5	V
\/	Voltage range applied to any output	A port	-0.5	4.6	V
Vo	in the high-impedance or power-off state (2)	B port	-0.5	6.5	V
V	Voltage range applied to any output in the high or law state (2) (3)	A port	-0.5	$V_{CCA} + 0.5$	V
Vo	Voltage range applied to any output in the high or low state (2) (3)	B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or GND			±100	mA
		DCT package		220	
		DCU package		227	
θ_{JA}	Package thermal impedance (4)	DQE package		261	°C/W
		DQM package		TBD	
		YZP package		102	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾ (2)

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V_{CCA}	Supply voltage (3)			1.65	3.6	V
V_{CCB}	Supply voltage				2.3	5.5	V
		A-port I/Os	1.65 V to 1.95 V	2.3 V to 5.5 V	V _{CCI} - 0.2	V _{CCI}	
\ <u>\</u>	High-level	A-port I/Os	2.3 V to 3.6 V	2.3 V 10 5.5 V	$V_{CCI} - 0.4$	V _{CCI}	V
V _{IH}	input voltage	B-port I/Os	1.65 V to 3.6 V	2.3 V to 5.5 V	$V_{CCI} - 0.4$	V _{CCI}	V
		OE input	1.05 V 10 3.6 V	2.3 V 10 5.5 V	V _{CCA} × 0.65	5.5	
		A-port I/Os			0	0.15	
V_{IL} ⁽⁴⁾	Low-level input voltage	B-port I/Os	1.65 V to 3.6 V	2.3 V to 5.5 V	0	0.15	V
	input voltage	OE input			0	V _{CCA} × 0.35	
		A-port I/Os, push-pull driving				10	
Δt/Δν	Input transition rise or fall rate	B-port I/Os, push-pull driving	1.65 V to 3.6 V	2.3 V to 5.5 V		10	ns/V
	noo or rail rate	Control input				10	
T_A	Operating free-air temperature				-40	85	°C

⁽¹⁾ V_{CCI} is the supply voltage associated with the input port.

Product Folder Link(s): TXS0102

⁽²⁾ V_{CCO} is the supply voltage associated with the output port.

⁽³⁾ V_{CCA} must be less than or equal to V_{CCB} , and V_{CCA} must not exceed 3.6 V.

⁽⁴⁾ The maximum V_{IL} value is provided to ensure that a valid V_{OL} is maintained. The V_{OL} value is V_{IL} plus the voltage drop across the pass-gate transistor.



ELECTRICAL CHARACTERISTICS(1) (2) (3)

over recommended operating free-air temperature range (unless otherwise noted)

D.	DAMETED	TEST	W	V	T _A = 25°C	–40°C to 85°C	LINUT
PF	ARAMETER	CONDITIONS	V _{CCA}	V _{CCB}	MIN TYP MAX	MIN MAX	UNIT
V _{OHA}		$I_{OH} = -20 \mu A,$ $V_{IB} \ge V_{CCB} - 0.4 V$	1.65 V to 3.6 V	2.3 V to 5.5 V		V _{CCA} × 0.67	V
V _{OLA}		$I_{OL} = 1 \text{ mA},$ $V_{IB} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V		0.4	V
V _{OHB}		$I_{OH} = -20 \mu A,$ $V_{IA} \ge V_{CCA} - 0.2 V$	1.65 V to 3.6 V	2.3 V to 5.5 V		V _{CCB} × 0.67	V
V_{OLB}		$I_{OL} = 1 \text{ mA},$ $V_{IA} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V		0.4	V
I _I	OE		1.65 V to 3.6 V	2.3 V to 5.5 V	±1	±2	μΑ
	A port		0 V	0 to 5.5 V	±1	±2	μA
I _{off}	B port		0 to 3.6 V	0 V	±1	±2	μA
I _{OZ}	A or B port		1.65 V to 3.6 V	2.3 V to 5.5 V	±1	±2	μA
			1.65 V to V _{CCB}	2.3 V to 5.5 V		2.4	
I_{CCA}		$V_I = V_O = open,$ $I_O = 0$	3.6 V	0 V		2.2	μΑ
		10 = 0	0 V	5.5 V		-1	
			1.65 V to V _{CCB}	2.3 V to 5.5 V		12	
I _{CCB}		$V_I = V_O = open,$ $I_O = 0$	3.6 V	0 V		-1	μΑ
		10 - 0	0 V	5.5 V		1	
I _{CCA} +	- I _{CCB}	$V_I = V_{CCI}$ or GND, $I_O = 0$	1.65 V to V _{CCB}	2.3 V to 5.5 V		14.4	μА
Cı	OE		3.3 V	3.3 V	2.5	3.5	pF
	A or B port		3.3 V	3.3 V	10		
C_{io}	A port				5	6	pF
	B port				6	7.5	

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCI} \text{ is the V_{CC} associated with the input port.} \\ \hbox{(2)} & V_{CCO} \text{ is the V_{CC} associated with the output port.} \\ \hbox{(3)} & V_{CCA} \text{ must be less than or equal to V_{CCB}, and V_{CCA} must not exceed 3.6 V.} \\ \end{array}$



TIMING REQUIREMENTS

over recommended operating free-air temperature range, V_{CCA} = 1.8 V ± 0.15 V (unless otherwise noted)

				V _{CCB} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
	Doto roto	Push-pull driving			21		22		24	Mhna
	Data rate Open-drain driving				2		2		2	Mbps
	Pulse	Push-pull driving	Data innuta	47		45		41		
ι _w	duration	Open-drain driving	Data inputs	500		500		500		ns

TIMING REQUIREMENTS

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted)

				V _{CCB} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
	Data vata	Push-pull driving			20		22		24	Mana
	Data rate Open-drain dr				2		2		2	Mbps
	Pulse	Push-pull driving	Data inputa	50		45		41		
ι _W	w duration	Open-drain driving	Data inputs	500		500		500		ns

TIMING REQUIREMENTS

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

				V _{CC} = 3.3 ± 0.3 V	3 V /	V _{CC} = 5 V ± 0.5 V	'	UNIT
				MIN	MAX	MIN	MAX	
	Data vata	Push-pull driving			23		24	Mlana
	Data rate	Open-drain driving			2		2	Mbps
	Dulas dunation	Push-pull driving	Data innuts	43		41		
ι _w	Pulse duration	Open-drain driving Data inputs		500		500		ns

Product Folder Link(s): TXS0102



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM	TO	TEST CONDITIONS	V _{CCB} = ± 0.2	2.5 V 2 V	V _{CCB} = ± 0.3	3.3 V 3 V	V _{CCB} = ± 0.5	= 5 V 5 V	UNIT
	(INPUT)	(OUTPUT)		MIN	MAX	MIN	MAX	MIN	MAX	
			Push-pull driving		5.3		5.4		6.8	
t _{PHL}	^	Б	Open-drain driving	2.3	8.8	2.4	9.6	2.6	10	
	Α	В	Push-pull driving		6.8		7.1		7.5	ns
t _{PLH}			Open-drain driving	45	260	36	208	27	198	
			Push-pull driving		4.4		4.5		4.7	
t _{PHL}	В	^	Open-drain driving	1.9	5.3	1.1	4.4	1.2	4	
	В	Α	Push-pull driving		5.3		4.5		0.5	ns
t _{PLH}			Open-drain driving	45	175	36	140	27	102	
t _{en}	OE	A or B			200		200		200	ns
t _{dis}	OE	A or B			50		40		35	ns
	A nort	rise time	Push-pull driving	3.2	9.5	2.3	9.3	2	7.6	20
t _{rA}	A-port	iise iiiie	Open-drain driving	38	165	30	132	22	95	ns
	Phort	rise time	Push-pull driving	4	10.8	2.7	9.1	2.7	7.6	no
t _{rB}	Б-роп	nse ume	Open-drain driving	34	145	23	106	10	58	ns
	A nort	fall time	Push-pull driving	2	5.9	1.9	6	1.7	13.3	
t _{fA}	A-port	iaii tiirie	Open-drain driving	4.4	6.9	4.3	6.4	4.2	6.1	ns
	P nort	fall time	Push-pull driving	2.9	13.8	2.8	16.2	2.8	16.2	115
t _{fB}	ь-роп	fall time	Open-drain driving	6.9	13.8	7.5	16.2	7	16.2	
t _{SK(O)}	Channel-to-	channel skew			0.7		0.7		0.7	ns
Max data rate			Push-pull driving	21		22		24		Mhna
iviax uala rale			Open-drain driving	2		2	\exists	2		Mbps



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	TEST CONDITIONS	V _{CCB} = ± 0.2	2.5 V 2 V	V _{CCB} = ± 0.3	3.3 V 3 V	V _{CCB} = ± 0.5	= 5 V 5 V	UNIT
	(INPUT)	(OUTPUT)		MIN	MAX	MIN	MAX	MIN	MAX	
			Push-pull driving		3.2		3.7		3.8	
t _{PHL}	•	5	Open-drain driving	1.7	6.3	2	6	2.1	5.8	
	Α	В	Push-pull driving		3.5		4.1		4.4	ns
t _{PLH}			Open-drain driving	43	250	36	206	27	190	
			Push-pull driving		3		3.6		4.3	
t _{PHL}	D	^	Open-drain driving	1.8	4.7	2.6	4.2	1.2	4	
	В	A	Push-pull driving		2.5		1.6		1	ns
t _{PLH}			Open-drain driving	44	170	37	140	27	103	
t _{en}	OE	A or B			200		200		200	ns
t _{dis}	OE	A or B			50		40		35	ns
	A 2011	ioo timo	Push-pull driving	2.8	7.4	2.6	6.6	1.8	5.6	
t _{rA}	A-port i	rise time	Open-drain driving	34	149	28	121	24	89	ns
	D nort r	ioo timo	Push-pull driving	3.2	8.3	2.9	7.2	2.4	6.1	
t _{rB}	Б-роп п	rise time	Open-drain driving	35	151	24	112	12	64	ns
	A port	fall time	Push-pull driving	1.9	5.7	1.9	5.5	1.8	5.3	ns
t _{fA}	А-роп	iaii tiirie	Open-drain driving	4.4	6.9	4.3	6.2	4.2	5.8	115
4	D north	fall time	Push-pull driving	2.2	7.8	2.4	6.7	2.6	6.6	no
t _{fB}	ь-роп	fall time	Open-drain driving	5.1	8.8	5.4	9.4	5.4	10.4	ns
t _{SK(O)}	Channel-to-c	channel skew			0.7		0.7		0.7	ns
Max data rate			Push-pull driving	20		22		24		Mhna
iviax uata fate			Open-drain driving	2		2		2		Mbps



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM	TO	TEST CONDITIONS	V _{CCB} = ± 0.3	3.3 V 3 V	V _{CCB} = ± 0.5	= 5 V 5 V	UNIT
	(INPUT)	(OUTPUT)		MIN	MAX	MIN	MAX	
			Push-pull driving		2.4		3.1	
t _{PHL}	^	Б	Open-drain driving	1.3	4.2	1.4	4.6	
	Α	В	Push-pull driving		4.2		4.4	ns
t _{PLH}			Open-drain driving	36	204	28	165	
			Push-pull driving		2.5		3.3	
t _{PHL}	В	^	Open-drain driving	1	124	1	97	
	В	Α	Push-pull driving		2.5		2.6	ns
t _{PLH}			Open-drain driving	3	139	3	105	
t _{en}	OE	A or B			200		200	ns
t _{dis}	OE	A or B			40		35	ns
	A nort	ion time	Push-pull driving	2.3	5.6	1.9	4.8	
t _{rA}	A-port i	rise time	Open-drain driving	25	116	19	85	ns
	Donaut		Push-pull driving	2.5	6.4	2.1	7.4	
t _{rB}	в-роп і	rise time	Open-drain driving	26	116	14	72	ns
	A nort	fall time	Push-pull driving	2	5.4	1.9	5	20
t _{fA}	A-port	fall time	Open-drain driving	4.3	6.1	4.2	5.7	ns
	Donat	fall time a	Push-pull driving	2.3	7.4	2.4	7.6	
t _{fB}	в-роп	fall time	Open-drain driving	5	7.6	4.8	8.3	ns
t _{SK(O)}	Channel-to-	channel skew			0.7		0.7	ns
			Push-pull driving	23		24		Mhna
Max data rate			Open-drain driving	2		2		Mbps



PRINCIPLES OF OPERATION

Applications

The TXS0102 can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. Its primary target application use is for interfacing with open-drain drivers on the data I/Os such as I²C or 1-wire, where the data is bidirectional and no control signal is available. The TXS0102 can also be used in applications where a push-pull driver is connected to the data I/Os, but the TXB0102 might be a better option for such push-pull applications.

Architecture

The TXS0102 architecture (see Figure 1) is an auto-direction-sensing based translator that does not require a direction-control signal to control the direction of data flow from A to B or from B to A.




Figure 1. Architecture of a TXS01xx Cell

These two bidirectional channels independently determine the direction of data flow without a direction-control signal. Each I/O pin can be automatically reconfigured as either an input or an output, which is how this auto-direction feature is realized.

The TXS0102 is part of TI's "Switch" type voltage translator family and employs two key circuits to enable this voltage translation:

- 1) An N-channel pass-gate transistor topology that ties the A-port to the B-port and
- 2) Output one-shot (O.S.) edge-rate accelerator circuitry to detect and accelerate rising edges on the A or B ports

For bidirectional voltage translation, pull-up resistors are included on the device for dc current sourcing capability. The V_{GATE} gate bias of the N-channel pass transistor is set at approximately one threshold voltage (V_T) above the V_{CC} level of the low-voltage side. Data can flow in either direction without guidance from a control signal.

The O.S. rising-edge rate accelerator circuitry speeds up the output slew rate by monitoring the input edge for transitions, helping maintain the data rate through the device. During a low-to-high signal rising edge, the O.S. circuits turn on the PMOS transistors (T1, T2) to increase the current drive capability of the driver for approximately 30 ns or 95% of the input edge, whichever occurs first. This edge-rate acceleration provides high ac drive by bypassing the internal 10-k Ω pull-up resistors during the low-to-high transition to speed up the signal. The output resistance of the driver is decreased to approximately 50 Ω to 70 Ω during this acceleration phase. To minimize dynamic I_{CC} and the possibility of signal contention, the user should wait for the O.S. circuit to turn-off before applying a signal in the opposite direction. The worst-case duration is equal to the minimum pulse-width number provided in the *Timing Requirements* section of this data sheet.

Copyright © 2007–2011, Texas Instruments Incorporated



Input Driver Requirements

The continuous dc-current "sinking" capability is determined by the external system-level open-drain (or push-pull) drivers that are interfaced to the TXS0102 I/O pins. Since the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest dc-current "sourcing" capability of hundreds of micro-Amps, as determined by the internal $10-k\Omega$ pullup resistors.

The fall time (t_{fA} , t_{fB}) of a signal depends on the edge-rate and output impedance of the external device driving TXS0102 data I/Os, as well as the capacitive loading on the data lines.

Similarly, the t_{PHL} and max data rates also depend on the output impedance of the external driver. The values for t_{fA} , t_{fB} , t_{PHL} , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50 Ω .

Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 30 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic I_{CC}, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXS0102 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

Power Up

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. The sequencing of each power supply will not damage the device during the power up operation, so either power supply can be ramped up first.

Enable and Disable


The TXS0102 has an OE input that is used to disable the device by setting OE low, which places all I/Os in the Hi-Z state. The disable time (t_{dis}) indicates the delay between the time when OE goes low and when the outputs are disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

Pullup or Pulldown Resistors on I/O Lines

Each A-port I/O has an internal 10-k Ω pullup resistor to V_{CCA} , and each B-port I/O has an internal 10-k Ω pullup resistor to V_{CCB} . If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to V_{CCB} (in parallel with the internal 10-k Ω resistors). Adding lower value pull-up resistors will effect V_{OL} levels, however. The internal pull-ups of the TXS0102 are disabled when the OE pin is low.



PARAMETER MEASUREMENT INFORMATION



- C₁ includes probe and iig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50 \Omega$, $dv/dt \ge 1 \text{ V/ns}$.
- The outputs are measured one at a time, with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- t_{PZL} and t_{PZH} are the same as t_{en}. F.
- t_{PLH} and t_{PHL} are the same as t_{pd} . G.
- V_{CCI} is the V_{CC} associated with the input port. Н.
- V_{CCO} is the V_{CC} associated with the output port. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



REVISION HISTORY


Changes from Revision C (May 2009) to Revision D

Page

Added TOP-SIDE MARKING for SON - DQE and SON - DQM Packages in the ORDERING INFORMATION table. 2

YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- NanoFree™ package configuration. Ç.
- ⚠ The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative. E. This package is a Pb-free solder ball design. Refer to the 8 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.







20-May-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TXS0102DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFE Z	Samples
TXS0102DCTRE4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFE Z	Samples
TXS0102DCTT	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFE Z	Samples
TXS0102DCTTE4	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFE Z	Samples
TXS0102DCTTG4	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFE Z	Samples
TXS0102DCUR	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	(FE ~ NFEQ ~ NFER) NZ	Samples
TXS0102DCURG4	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFER	Samples
TXS0102DCUT	ACTIVE	US8	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFER	Samples
TXS0102DCUTG4	ACTIVE	US8	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFER	Samples
TXS0102DQER	ACTIVE	X2SON	DQE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2H	Samples
TXS0102DQMR	ACTIVE	X2SON	DQM	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2H7 ~ 2HR)	Samples
TXS0102YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(2H ~ 2H7 ~ 2HN)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

20-May-2013

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

- Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS0102DCUR	US8	DCU	8	3000	180.0	9.0	2.05	3.3	1.0	4.0	8.0	Q3
TXS0102DCUR	US8	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TXS0102DCURG4	US8	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TXS0102DCUTG4	US8	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TXS0102DQER	X2SON	DQE	8	5000	180.0	8.4	1.2	1.6	0.55	4.0	8.0	Q1
TXS0102DQMR	X2SON	DQM	8	3000	180.0	8.4	1.57	2.21	0.59	4.0	8.0	Q1
TXS0102DQMR	X2SON	DQM	8	3000	180.0	9.5	1.4	2.0	0.5	4.0	8.0	Q1
TXS0102YZPR	DSBGA	YZP	8	3000	180.0	8.4	1.02	2.02	0.63	4.0	8.0	Q1
TXS0102YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

www.ti.com 14-Mar-2013



*All dimensions are nominal

Device Package Typ		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS0102DCUR	US8	DCU	8	3000	182.0	182.0	20.0
TXS0102DCUR	US8	DCU	8	3000	202.0	201.0	28.0
TXS0102DCURG4	US8	DCU	8	3000	202.0	201.0	28.0
TXS0102DCUTG4	US8	DCU	8	250	202.0	201.0	28.0
TXS0102DQER	X2SON	DQE	8	5000	202.0	201.0	28.0
TXS0102DQMR	X2SON	DQM	8	3000	202.0	201.0	28.0
TXS0102DQMR	X2SON	DQM	8	3000	180.0	180.0	30.0
TXS0102YZPR	TXS0102YZPR DSBGA		8	3000	210.0	185.0	35.0
TXS0102YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

DCT (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

DCT (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)


PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
 C. SON (Small Outline No-Lead) package configuration.
 D. This package complies to JEDEC MO-287 variation X2EAF.



DQE (R-PX2SON-N8)


PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Over—printing land for acceptable area ratio is not viable due to land width and bridging potential. Customer may further reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
- H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- I. Component placement force should be minimized to prevent excessive paste block deformation.






NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.C. SON (Small Outline No-Lead) package configuration.



YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>