# 1-Bit Unidirectional Voltage-Level Translator

Check for Samples: SN74AUP1T34

FEATURES

- **Wide Operating VCC Range of 0.9 V to 3.6 V**
- **Balanced Propagation Delays: $t_{PLH} = t_{PHL}$ (1.8 V to 3.3 V Translation Typical)**
- **Low Static-Power Consumption, 5 µA Max ICC**
- **±6 mA Output Drive at 3 V**
- **I_{off} Supports Partial Power-Down-Mode Operation**
- **VCC Isolation Feature – If V_{CCA} Input Is at GND, B Port Is in the High-Impedance state**
- **Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input**
- **ESD Protection Exceeds JESD 22**
- **5000-V Human-Body Model (A114-A)**
- **Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II**

**DCK PACKAGE
(TOP VIEW)**

V_{CCA}	1		5	V_{CCB}
A	2			
GND	3		4	B

**DRY PACKAGE
(TOP THROUGH VIEW)**

V_{CCA}	1		6	V_{CCB}
A	2		5	NC
GND	3		4	B

**DSF PACKAGE
(TOP THROUGH VIEW)**

V_{CCA}	1		6	V_{CCB}
A	2		5	NC
GND	3		4	B

DESCRIPTION

The SN74AUP1T34 is a 1-bit non-inverting translator that uses two separate configurable power-supply rails. It is a uni-directional translator from A to B. The A port is designed to track V_{CCA}. V_{CCA} accepts supply voltages from 0.9 V to 3.6 V. The B port is designed to track V_{CCB}. V_{CCB} accepts supply voltages from 0.9 V to 3.6 V. This allows for low-voltage translation between 1-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes. The SN74AUP1T34 is also fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The VCC isolation feature ensures that if V_{CCA} input is at GND, the B port is in the high-impedance state. If V_{CCB} input is at GND, any input to the A side does not cause the leakage current even floating.

ORDERING INFORMATION

For package and ordering information, see the Package Option Addendum at the end of this document.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PIN FUNCTIONS

PIN	FUNCTION
VCCA	Input Port DC Power Supply
VCCB	Output Port DC Power Supply
GND	Ground
A	Input Port
B	Output Port

Table 1. FUNCTION TABLE

INPUT	OUTPUT
A PORT	B PORT
L	L
H	H

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CCA}, V_{CCB}	Supply voltage range		–0.3	4.0	V
V_I	Input voltage range		–0.5	4.6	V
			–0.5	4.6	
			–0.5	4.6	
V_O	Voltage range applied to any output in the high-impedance or power-off state		–0.5	4.6	V
			–0.5	4.6	
	Voltage range applied to any output in the high or low state		–0.5	4.6	V
			–0.5	4.6	
I_{IK}	Input clamp current	$V_I < 0$		–50	mA
I_{OK}	Output clamp current	$V_O < 0$		–50	mA
I_O	Continuous output current			±50	mA
	Continuous current through VCCA or GND			±100	mA
T_{stg}	Storage temperature range		–65	150	°C

RECOMMENDED OPERATING CONDITIONS

		VCCA	VCCB	MIN	MAX	UNIT
V_{CCA}, V_{CCB}	Supply voltage			0.9	3.6	V
V_{IH}	High-level input voltage	0.9 to 1.95V	0.9 to 1.95V	0.65 x V_{CCA}		V
		2.3 to 2.7V	0.9 to 3.6V	1.6		
		3.0 to 3.6V	0.9 to 3.6V	2		
V_{IL}	Low-level input voltage	0.9 V	0.9 to 1.95V		0.3 x V_{CCA}	V
		1 to 1.95V	0.9 to 1.95V		0.35 x V_{CCA}	
		2.3 to 2.7V	0.9 to 3.6V		0.7	
		3.0 to 3.6V	0.9 to 3.6V		0.9	
Δt/Δv	Input transition rise or fall rate	3.0 to 3.6V	0.9 to 3.6V		200	ns/V
T_A	Operating free-air temperature			−40	85	°C

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		VCCA	VCCB	MIN	MAX	UNIT
V_{OH}		I_{OH} = −100 µA	$V_I = V_{IH}$	0.9 V to 3.6 V	0.9 V to 3.6 V	VCCB − 0.2		V
		I_{OH} = −0.25 mA		0.9 V 1V	0.9 V 1V	0.75 x VCCB		
		I_{OH} = −1.5 mA		1.2 V	1.2 V	1.0		
		I_{OH} = −2 mA		1.65 V	1.65 V	1.32		
		I_{OH} = −3 mA		2.3 V	2.3 V	1.9		
		I_{OH} = −6 mA		3 V	3 V	2.72		
V_{OL}		I_{OL} = 100 µA	$V_I = V_{IL}$	0.9 V to 3.6 V	0.9 V to 3.6 V		0.1	V
		I_{OL} = 0.25 mA		0.9 V 1V	0.9 V 1V		0.1	
		I_{OL} = 1.5 mA		1.2 V	1.2 V		0.3 x VCCB	
		I_{OL} = 2 mA		1.65 V	1.65 V		0.31	
		I_{OL} = 3 mA		2.3 V	2.3 V		0.31	
		I_{OL} = 6 mA		3 V	3 V		0.31	
I_I	Control inputs	V_I = VCCA or GND		0.9 V to 3.6 V	0.9 V to 3.6 V		±1	µA
I_{off}	A or B port	VI or VO = 0 to 3.6 V		0 V	0 V to 3.6 V		±5	µA
				0 V to 3.6 V	0 V		±5	
I_{CCA}		VI = VCCI or GND, IO = 0		0.9 V to 3.6 V	0.9 V to 3.6 V		5	µA
				0.9 V to 3.6 V	VCCA		2	
				0 V	0 V to 3.6 V		1	
				0 V to 3.6 V	0 V		1	
I_{CCB}		VI = VCCI or GND, IO = 0		0.9 V to 3.6 V	0.9 V to 3.6 V		5	µA
				0.9 V to 3.6 V	VCCA		2	
				0 V	0 V to 3.6 V		1	
				0 V to 3.6 V	0 V		1	
I_{CCA} + I_{CCB}		VI = VCCI or GND, IO = 0		0.9 V to 3.6 V	0.9 V to 3.6 V		5.2	µA
C_i	Control inputs	VI = 3.3 V or GND		3.3 V	3.3 V		4	pF
C_{io}	A or B port	VO = 3.3 V or GND		0 V	3.3 V		7	pF

Product Folder Links: *SN74AUP1T34*

AC ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PARAMETER	C_L	VCCA	VCCB = 0.9 V		VCCB = 1.2 V		VCCB = 1.65 V		VCCB = 2.3 V		VCCB = 3 V		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
t_{PLH}/t_{PHL}	5 pF	0.9V	25		18		16.2		16.3		16.8		ns
	5 pF	1.2V		42.5		24.9		23.2		22.6		22.5	
	5 pF	1.65V		40		10.7		8.84		8.08		7.88	
	5 pF	2.3V		41.3		8.02		5.73		4.92		4.2	
	5 pF	3V		42.5		7.61		4.5		3.65		3.39	
t_{PLH}/t_{PHL}	10 pF	0.9V	28.9		19.8		17.9		18.0		18.5		ns
	10 pF	1.2V		43.22		12.33		9.57		8.81		8.61	
	10 pF	1.65V		40.44		9.21		6.57		5.5		4.73	
	10 pF	2.3V		41.56		8.3		5.54		4.42		4.01	
	10 pF	3V		42.81		7.87		4.55		3.8		3.36	
t_{PLH}/t_{PHL}	15 pF	0.9V	30.6		21.6		19.6		19.7		20.3		ns
	15 pF	1.2V		43.87		12.98		10.3		9.54		9.34	
	15 pF	1.65V		40.78		9.59		6.95		5.87		5.07	
	15 pF	2.3V		41.79		8.55		5.8		4.68		4.27	
	15 pF	3V		43.09		8.16		4.84		4.09		3.65	
t_{PLH}/t_{PHL}	30 pF	0.9V	32.1		21.3		18.7		18		18.3		ns
	30 pF	1.2V		45.65		14.76		12.37		11.61		11.41	
	30 pF	1.65V		41.72		10.65		8.01		6.94		5.99	
	30 pF	2.3V		42.44		9.26		6.51		5.39		4.97	
	30 pF	3V		43.69		8.8		5.48		4.72		4.28	

Product Folder Links: SN74AUP1T34

Figure 1. AC (Progagation Delay) Test Circuit

TEST
t_{PLH}, t_{PHL}
C_L = 5 pF, 10 pF, 15 pF, 30 pF or equivalent (includes probe and jig capacitance)
R_L = 1 MΩ or equivalent
Z_{OUT} of pulse generator = 50 Ω

$V_{MI} = V_{IH}/2$; $V_{MO} = V_{CCB}/2$

NOTE: $t_R = t_F$ = 2.0 ns, 10% to 90%; f = 1 MHz; t_W = 500 ns

Figure 2. Waveform 1 - Propagation Delays

Submit Documentation Feedback

Product Folder Links: *SN74AUP1T34*

REVISION HISTORY

Product Folder Links: *SN74AUP1T34*

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP1T34DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	U2E	Samples
SN74AUP1T34DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	U2	Samples
SN74AUP1T34DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	U2	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1T34DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AUP1T34DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1T34DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2

TEXAS INSTRUMENTS

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1T34DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1T34DRYR	SON	DRY	6	5000	180.0	180.0	30.0
SN74AUP1T34DSFR	SON	DSF	6	5000	180.0	180.0	30.0

DCK (R−PDSO−G5)   PLASTIC SMALL−OUTLINE PACKAGE

2,15
1,85

5   4

Pin 1
Index Area   1,40
1   1,10

1   2   3   2,40
1,80

0,65

5X   0,30
0,15

1,30

⊕ | 0,10 Ⓜ

0,22
0,08

Gauge Plane
Seating Plane

0,15   0°−8°

0,46
0,26

1,10
0,80

◠ | 0,10

Seating Plane

0,10
0,00

4093553−3/G   01/2007

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
   D.   Falls within JEDEC MO−203 variation AA.

TEXAS
INSTRUMENTS
www.ti.com

DCK (R−PDSO−G5)   PLASTIC SMALL OUTLINE

Example Board Layout

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).

6x0,35

0,85

2,2

2,2

2x0,65

2x0,65

2x1,30

2x1,30

0,4

Solder Mask Opening

1,0   0,9

Pad Geometry

0,05

0,50

4210356−2/C 07/11

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
         D.   Publication IPC−7351 is recommended for alternate designs.
         E.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
              contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric
              metal load solder paste. Refer to IPC−7525 for other stencil recommendations.

DRY (R–PUSON–N6)   PLASTIC SMALL OUTLINE NO–LEAD

$\frac{1,50}{1,40}$ A

B

6   5   4

$\frac{1,05}{0,95}$

1   2   3

Pin 1 Index Area

$\frac{0,60}{0,51}$

∥ 0,05 C

0,15 Nominal
Lead Frame   D

Seating Plane

⌒ 0,05 C

$\frac{0,05}{0,00}$
Seating Height

C

1,00

0,50

1   2   3

$6X \frac{0,10}{0,00}$

E Pin 1 Identifier
Pin shape will be
modified per device.

$5X \frac{0,45}{0,25}$

$5X \frac{0,35}{0,25}$

6   5   4

$6X \frac{0,25}{0,15}$

⊕ 0,10 Ⓜ C A B
   0,05 Ⓜ C

Bottom View

4207181/F   12/11

NOTES: A.   All linear dimensions are in millimeters.   Dimensioning and tolerancing per ASME Y14.5M–1994.
         B.   This drawing is subject to change without notice.
         C.   SON (Small Outline No–Lead) package configuration.
         D.   The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
         E.   This package complies to JEDEC MO–287 variation UFAD.
         F.   See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.

DRY (R–PUSON–N6)   PLASTIC SMALL OUTLINE NO–LEAD

Example Board Layout

Example Stencil Design
(Note E, F, G)

Example Solder Mask Clearance
(Note D)

Example Pad Geometry
(Note C)

4208310/E 02/13

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC–7351 is recommended for alternate designs.
        D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
        E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
        F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
        G. Side aperture dimensions over–print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions
            if stencil manufacturing process allows for sufficient release at smaller opening.

TEXAS
INSTRUMENTS
www.ti.com

DSF (S−PX2SON−N6)   PLASTIC SMALL OUTLINE NO−LEAD

Pin 1 Index Area

Seating Plane

Seating Height

Pin 1 Identifier

Bottom View

4208186/E 03/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
        B. This drawing is subject to change without notice.
        C. SON (Small Outline No−Lead) package configuration.
        D. This package complies to JEDEC MO−287 variation X2AAF.

Texas
Instruments
www.ti.com

DSF (S−PX2SON−N6)   PLASTIC SMALL OUTLINE NO−LEAD

Land Pattern   Stencil Pattern

0.20   0.165

0.35   0.35

0.53   0.53

0.15 1.20   0.15 1.20

0.70   0.70

Contact your PCB vendor for
allowable Solder Mask clearance (Notes C, D.)

0.53

0.20

4210277/D 05/12

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−7351 is recommended for alternate designs.
        D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
            If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
        E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
        F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
        G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
        H. Component placement force should be minimized to prevent excessive paste block deformation.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated