TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor ${\sf SCHS166F}$


CD54HC221, CD74HC221, CD74HCT221

November 1997 - Revised October 2003

Features

- Overriding RESET Terminates Output Pulse
- Triggering from the Leading or Trailing Edge
- Q and Q Buffered Outputs
- Separate Resets
- · Wide Range of Output-Pulse Widths
- Schmitt Trigger on B Inputs
- Fanout (Over Temperature Range)
 - Standard Outputs...... 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, V_{IL} = 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, I_I \leq 1µA at V_OL, V_OH

Pinout



High-Speed CMOS Logic Dual Monostable Multivibrator with Reset

Description

The 'HC221 and CD74HCT221 are dual monostable multivibrators with reset. An external resistor (R_X) and an external capacitor (C_X) control the timing and the accuracy for the circuit. Adjustment of R_X and C_X provides a wide range of output pulse widths from the Q and \overline{Q} terminals. Pulse triggering on the B input occurs at a particular voltage level and is not related to the rise and fall time of the trigger pulse.

Once triggered, the outputs are independent of further trigger inputs on \overline{A} and B. The output pulse can be terminated by a LOW level on the Reset (\overline{R}) pin. Trailing Edge triggering (\overline{A}) and leading-edge-triggering (B) inputs are provided for triggering from either edge of the input pulse. On power up, the IC is reset. If either Mono is not used each input (on the unused device) must be terminated either high or low.

The minimum value of external resistance, R_X, is typically 500 Ω The minimum value of external capacitance, C_X, is 0pF. The calculation for the pulse width is t_W = 0.7 R_XC_X at V_{CC} = 4.5V.

Ordering Information


PART NUMBER	TEMP. RANGE (^o C)	PACKAGE
CD54HC221F3A	-55 to 125	16 Ld CERDIP
CD74HC221E	-55 to 125	16 Ld PDIP
CD74HC221M	-55 to 125	16 Ld SOIC
CD74HC221MT	-55 to 125	16 Ld SOIC
CD74HC221M96	-55 to 125	16 Ld SOIC
CD74HC221NSR	-55 to 125	16 Ld SOP
CD74HC221PW	-55 to 125	16 Ld TSSOP
CD74HC221PWR	-55 to 125	16 Ld TSSOP
CD74HC221PWT	-55 to 125	16 Ld TSSOP
CD74HCT221E	-55 to 125	16 Ld PDIP
CD74HCT221M	-55 to 125	16 Ld SOIC
CD74HCT221MT	-55 to 125	16 Ld SOIC
CD74HCT221M96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

Copyright © 2003, Texas Instruments Incorporated

Functional Diagram




TRUTH TABLE

	INPUTS		OUTPUTS				
Ā	В	R	Q	Q			
Н	Х	Н	L	Н			
Х	L	Н	L	Н			
L	Ŷ	Н					
\downarrow	Н	Н					
Х	Х	L	L	Н			
L	Н	Ŷ	(Note 3)	(Note 3)			

H = High Voltage Level, L = Low Voltage Level, X = Irrelevant, \uparrow = Transition from Low to High Level, \downarrow = Transition from High to Low Level, $___$ = One High Level Pulse, $____$ = One Low Level Pulse NOTE:

1. For this combination the reset input must be low and the following sequence must be used: pin 1 (or 9) must be set high or pin 2 (or 10) set low; then pin 1 (or 9) must be low and pin 2 (or 10) set high. Now the reset input goes from low-to-high and the device will be triggered.



Absolute Maximum Ratings

DC Supply Voltage, V _{CC} 0.5V to 7V DC Input Diode Current, I_{IK}	/
For V _I < -0.5V or V _I > V _{CC} + 0.5V±20mA	٩
DC Output Diode Current, I _{OK}	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$	٩
DC Drain Current, per Output, IO	
For -0.5V < V _O < V _{CC} + 0.5V±25mA	٩
DC Output Source or Sink Current per Output Pin, IO	
For V _O > -0.5V or V _O < V _{CC} + 0.5V±25mA	٩.
DC V _{CC} or Ground Current, I _{CC} ±50mA	

Operating Conditions

Temperature Range, T _A 55°C to 125°C
Supply Voltage Range, V _{CC}
HC Types
HCT Types4.5V to 5.5\
DC Input or Output Voltage, VI, VO 0V to VCC
Input Rise and Fall Time, t_r , t_f on Inputs \overline{A} and \overline{R}
2V
4.5V 500ns (Max
6V
Input Rise and Fall Time, t _r , t _f on Input B
2V
4.5V Unlimited ns (Max
6V

Thermal Information

Package Thermal Impedance, θ_{JA} (see Note 2):
E (PDIP) Package
M (SOIC) Package73 ^o C/W
NS (SOP) Package64 ^o C/W
PW (TSSOP) Package 108 ^o C/W
Maximum Junction Temperature (Plastic Package)
Maximum Storage Temperature Range65°C to 150°C
Maximum Lead Temperature (Soldering 10s)
(SOIC - Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

2. The package thermal impedance is calculated in accordance with JESD 51-7.

		TEST CONDITIONS		V _{CC}		25 ⁰ C		-40 ^о С Т	O 85°C	-55°C TO 125°C			
PARAMETER SYMBOL V _I (V)	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS		
HC TYPES													
ligh Level Input V _{IH} -	-	2	1.5	-	-	1.5	-	1.5	-	V			
Voltage	e			4.5	3.15	-	-	3.15	-	3.15	-	V	
			6	4.2	-	-	4.2	-	4.2	-	V		
Low Level Input V _{IL} - Voltage	-	-	2	-	-	0.5	-	0.5	-	0.5	V		
			4.5	-	-	1.35	-	1.35	-	1.35	V		
			6	-	-	1.8	-	1.8	-	1.8	V		
High Level Output	V _{OH}	V _{OH} V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V	
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V	
				-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-	-	-	-	-	-	-	-	-	V	
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V	
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V	
Low Level Output	VOL	V_{IH} or V_{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V	
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V	
			0.02	6	-	-	0.1	-	0.1	-	0.1	V	
Low Level Output		1	-	-	-	-	-	-	-	-	-	V	
Voltage TTL Loads	Voltage TTL Loads		4	4.5	-	-	0.26	-	0.33	-	0.4	V	
			5.2	6	-	-	0.26	-	0.33	-	0.4	V	

DC Electrical Specifications

CD54HC221, CD74HC221, CD74HCT221

DC Electrical Specifications (Continued)

		TEST CONDITIONS		Vcc	25 ⁰ C			-40°C T	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA) (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS	
Input Leakage Current	ΙĮ	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μA
HCT TYPES		•										
High Level Input Voltage	VIH	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} and GND	0	5.5	-		±0.1	-	±1	-	±1	μA
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	∆I _{CC} (Note 3)	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μA

NOTE:

3. For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
All Inputs	0.3

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

Prerequisite For Switching Function

		25 ⁰ C			-40 ⁰ C T	О 85 ⁰ С	-55°C T					
SYMBOL	V _{CC} (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS			
HC TYPES												
t _{WL}	2	70	-	-	90	-	105	-	ns			
	4.5	14	-	-	18	-	21	-	ns			
	6	12	-	-	15	-	18	-	ns			
twH	2	70	-	-	90	-	105	-	ns			
	4.5	14	-	-	18	-	21	-	ns			
	6	12	-	-	15	-	18	-	ns			
	t _{WL}	t _{WL} 2 4.5 6 t _{WH} 2 4.5	t _{WL} 2 70 4.5 14 6 12 t _{WH} 2 70 4.5 14	SYMBOL V _{CC} (V) MIN TYP t _{WL} 2 70 - 4.5 14 - 6 12 - t _{WH} 2 70 - 4.5 14 - - t _{WH} 2 70 - 4.5 14 - -	SYMBOL V _{CC} (V) MIN TYP MAX t _{WL} 2 70 - - 4.5 14 - - 6 12 - - t _{WH} 2 70 - - 4.5 144 - - - 6 12 - - - t _{WH} 2 70 - - 4.5 144 - - -	SYMBOL V _{CC} (V) MIN TYP MAX MIN t _{WL} 2 70 - 90 4.5 14 - 18 6 12 - 15 t _{WH} 2 70 - 90 4.5 144 - 15 t _{WH} 2 70 - 90 4.5 144 - 18	SYMBOL V _{CC} (V) MIN TYP MAX MIN MAX t _{WL} 2 70 - 90 - 4.5 14 - 18 - 6 12 - 15 - t _{WH} 2 70 - 18 - 4.55 144 - - 15 - 6 12 - - 16 - t _{WH} 2 70 - 90 - 4.5 14 - - 18 -	SYMBOL V _{CC} (V) MIN TYP MAX MIN MAX MIN t _{WL} 2 70 - - 90 - 105 4.5 14 - - 18 - 21 6 12 - - 15 - 18 t _{WH} 2 70 - - 90 - 105 4.5 14 - - 15 - 18 t _{WH} 2 70 - - 90 - 105 4.5 14 - - 18 - 21	SYMBOL V _{CC} (V) MIN TYP MAX MIN MAX MIN MAX t _{WL} 2 70 - - 90 - 105 - 4.5 14 - - 18 - 21 - 6 12 - - 15 - 18 - t _{WH} 2 70 - - 90 - 105 - t _{WH} 4.5 14 - - 15 - 18 - t _{WH} 2 70 - - 18 - 21 -			

CD54HC221, CD74HC221, CD74HCT221

Prerequisite For Switching Function (Continued)

				25 ⁰ C		-40 ⁰ C 1	O 85°C	-55°C T	O 125 ⁰ C	UNITS
PARAMETER	SYMBOL	V _{CC} (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	
Input Pulse Width	t _{WL}	2	70	-	-	90	-	105	-	ns
Reset		4.5	14	-	-	18	-	21	-	ns
		6	12	-	-	15	-	18	-	ns
Recovery Time \overline{R} to \overline{A} or B	t _{SU}	2	0	-	-	0	-	0	-	ns
		4.5	0	-	-	0	-	0	-	ns
		6	0	-	-	0	-	0	-	ns
Output Pulse Width Q or \overline{Q} C _X = 0.1µF R _X = 10kΩ	t _W	5	630	-	770	602	798	595	805	μs
Output Pulse Width Q or Q $C_X = 28$ pF, $R_X = 2k\Omega$	t _W	4.5	-	140	-	-	-	-	-	ns
$C_X = 1000 pF, R_X = 2k\Omega$	t _W	4.5	-	1.5	-	-	-	-	-	μs
$C_X = 1000 pF, R_X = 10 k\Omega$	t _W	4.5	-	7	-	-	-	-	-	μs
HCT TYPES										
Input Pulse Width \overline{A}	t _{WL}	4.5	14	-	-	18	-	21	-	ns
Input Pulse Width B	t _{WH}	4.5	14	-	-	18	-	21	-	ns
Input Pulse Width Reset	t _{WL}	4.5	18	-	-	23	-	27	-	ns
Recovery Time \overline{R} to \overline{A} or B	t _{SU}	4.5	0	-	-	0	-	0	-	ns
Output Pulse Width Q or \overline{Q} C _X = 0.1µF R _X = 10kΩ	t _W	5	630	-	770	602	798	595	805	μs
Output Pulse Width Q or Q $C_X = 28pF, R_X = 2k\Omega$	t _W	4.5	-	140	-	-	-	-	-	ns
$C_X = 1000 \text{pF}, R_X = 2 \text{k}\Omega$	t _W	4.5	-	1.5	-	-	-	-	-	μs
$C_X = 1000 pF, R_X = 10 k\Omega$	t _W	4.5	-	7	-	-	-	-	-	μs

Switching Specifications Input tr, tf = 6ns

		TEST			25°C		-40 ⁰ 85	с то °С		С ТО 5°С	
PARAMETER	SYMBOL	CONDITIONS	$V_{CC}(V)$	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES		-			-	-					-
Propagation Delay,	t _{PLH}	$C_L = 50 pF$	2	-	-	210	-	265	-	315	ns
Trigger \overline{A} , B, \overline{R} to Q		$C_L = 50 pF$	4.5	-	-	42	-	53	-	63	ns
		$C_L = 50 pF$	6	-	-	36	-	45	-	54	ns
		C _L = 15pF	5	-	18	-	-	-	-	-	ns
Propagation Delay,	t _{PHL}	$C_L = 50 pF$	2	-	-	170	-	215	-	255	ns
Trigger \overline{A} , B, \overline{R} to \overline{Q}		$C_L = 50 pF$	4.5	-	-	34	-	43	-	51	ns
		C _L = 50pF	6	-	-	29	-	37	-	43	ns
		C _L = 15pF	5	-	14	-	-	-	-	-	ns

		TEST			25 ⁰ C			с то °С		С ТО 5°С	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
Propagation Delay,	t _{PLH}	$C_L = 50 pF$	2	-	-	160	-	200	-	240	ns
R to Q			4.5	-	-	32	-	40	-	48	ns
			6	-	-	27	-	34	-	41	ns
Propagation Delay,	t _{PHL}	$C_L = 50 pF$	2	-	-	180	-	225	-	270	ns
R to Q			4.5	-	-	36	-	45	-	54	ns
			6	-	-	31	-	38	-	46	ns
Output Transition Time	t _{TLH} , t _{THL}	$C_L = 50 pF$	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C _{IN}	-	-	-	-	10	-	10	-	10	pF
Pulse Width Match Between Circuits in the Same Package $C_X = 1000$ pF, $R_X = 10$ k Ω		-	4.5 to 5.5	-	±2	-	-	-	-	-	%
Power Dissipation Capacitance (Notes 4, 5)	CPD	-	5	-	166	-	-	-	-	-	pF
HCT TYPES											
Propagation Delay, Trigger \overline{A} , B, \overline{R} to Q	t _{PLH}	$C_L = 50 pF$	4.5	-	-	42	-	-	-	63	ns
Thgger A, B, K to Q		C _L = 15pF	5	-	18	-	-	-	-	-	ns
Propagation Delay, Triager \overline{A} , \overline{B} , \overline{D} to \overline{O}	t _{PHL}	$C_L = 50 pF$	4.5	-	-	34	-	43	-	51	ns
Trigger \overline{A} , B, \overline{R} to \overline{Q}		$C_L = 15 pF$	5	-	14	-	-	-	-	-	ns
Propagation Delay, \overline{R} to Q	^t PLH	$C_L = 50 pF$	4.5	-	-	38	-	-	-	57	ns
Propagation Delay, \overline{R} to \overline{Q}	^t PHL	$C_L = 50 pF$	4.5	-	-	37	-	-	-	56	ns
Output Transition Time	t _{TLH} , t _{THL}	$C_L = 50 pF$	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C _{IN}	-	-	-	-	10	-	10	-	10	pF
Pulse Width Match Between Circuits in the Same Package $C_X = 1000$ pF, $R_X = 10$ k Ω		-	4.5 to 5.5	-	±2	-	-	-	-	-	%
Power Dissipation Capacitance (Notes 4, 5)	CPD	-	5	-	166	-	-	-	-	-	pF

NOTES:

4. C_{PD} is used to determine the dynamic power consumption, per multivibrator. 5. $P_D = (C_{PD} + C_L) V_{CC}^2 f_i + \Sigma$ where f_i = input frequency, f_o = output frequency, C_L = output load capacitance, V_{CC} = supply voltage.

 $t_{WL} + t_{WH} = \frac{1}{fC_L}$

1.3V

зv

GND

- t_{TLH}


90%

twн

3V

GND

Test Circuits and Waveforms $t_{WL} + t_{WH} = \frac{I}{fC_L}$ $t_r C_L = 6ns$ t_fC_L = 6ns t_rC_L → - t_fCL V_{CC} 90% 2.7V CLOCK CLOCK 50% 1.3V 50% 50% 3V -10% -0.3V 10% GND 0.31 twn twL twL NOTE: Outputs should be switching from 10% $\rm V_{CC}$ to 90% $\rm V_{CC}$ in NOTE: Outputs should be switching from 10% $\rm V_{CC}$ to 90% $\rm V_{CC}$ in accordance with device truth table. For f_{MAX} , input duty cycle = 50%. accordance with device truth table. For f_{MAX} , input duty cycle = 50%. FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH PULSE WIDTH 🗕 t_f = 6ns t_r = 6ns t_f = 6ns t_r = 6ns ---Vcc 90% 2.7V INPUT INPUT 50% 1.3V 10% 0.3V GND t_{THL} t_{TLH} ^tTHL 90% 50% _1.3V 10% INVERTING INVERTING 10% OUTPUT OUTPUT ->|tPHL| ^tPHL ^tPLH ^tPLH FIGURE 3. HC TRANSITION TIMES AND PROPAGATION FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION **DELAY TIMES, COMBINATION LOGIC DELAY TIMES, COMBINATION LOGIC**





23-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
5962-8780501EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	-55 to 125	5962-8780501EA CD54HC221F3A	Samples
CD54HC221F	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD54HC221F	Samples
CD54HC221F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8780501EA CD54HC221F3A	Samples
CD74HC221-W	ACTIVE	WAFERSALE	YS	0		TBD	Call TI	Call TI			Samples
CD74HC221E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC221E	Samples
CD74HC221EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC221E	Samples
CD74HC221M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC221M	Samples
CD74HC221M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC221M	Samples
CD74HC221M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC221M	Samples
CD74HC221M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC221M	Samples
CD74HC221ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC221M	Samples
CD74HC221MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC221M	Samples
CD74HC221MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC221M	Samples
CD74HC221MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC221M	Samples
CD74HC221MTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC221M	Samples
CD74HC221NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC221M	Samples
CD74HC221NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC221M	Samples



PACKAGE OPTION ADDENDUM

23-Apr-2013

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
CD74HC221NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC221M	Samples
CD74HC221PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ221	Samples
CD74HC221PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ221	Samples
CD74HC221PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ221	Samples
CD74HC221PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ221	Samples
CD74HC221PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ221	Samples
CD74HC221PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ221	Samples
CD74HC221PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ221	Samples
CD74HC221PWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ221	Samples
CD74HC221PWTG4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ221	Samples
CD74HCT221E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT221E	Samples
CD74HCT221EE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT221E	Samples
CD74HCT221M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT221M	Sample
CD74HCT221M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT221M	Samples
CD74HCT221M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT221M	Samples
CD74HCT221M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT221M	Sample
CD74HCT221ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT221M	Sample
CD74HCT221MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT221M	Sample



23-Apr-2013

0010	Drawing		Qty						
0010				(2)		(3)		(4)	
SOIC	D	16	250	Green (RoHS	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT221M	C1
				& no Sb/Br)					Samples
2010	D	16	250	Crean (Dal IC			EE to 10E	LICT221M	
5010	D	10	250		CUNIPDAU	Level-1-260C-UNLIM	-55 10 125	HC1221W	Samples
				& no Sb/Br)					
SOIC	D	16	250	Green (RoHS	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT221M	a 1
0010	2	10	200				0010120		Samples
	SOIC SOIC	SOIC D	SOIC D 16	SOIC D 16 250	SOIC D 16 250 Green (RoHS & no Sb/Br)	& no Sb/Br) SOIC D 16 250 Green (RoHS & no Sb/Br) CU NIPDAU SOIC D 16 250 Green (RoHS CU NIPDAU	& no Sb/Br) SOIC D 16 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SOIC D 16 250 Green (RoHS CU NIPDAU Level-1-260C-UNLIM	& no Sb/Br) & no Sb/Br) SOIC D 16 250 Green (RoHS & CU NIPDAU & Level-1-260C-UNLIM & -55 to 125 & no Sb/Br) SOIC D 16 250 Green (RoHS & CU NIPDAU & Level-1-260C-UNLIM & -55 to 125 & no Sb/Br)	SOIC D 16 250 Green (RoHS & no Sb/Br) CU NIPDAU & no Sb/Br) Level-1-260C-UNLIM -55 to 125 HCT221M SOIC D 16 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HCT221M

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC221, CD74HC221 :



www.ti.com

PACKAGE OPTION ADDENDUM

23-Apr-2013

Catalog: CD74HC221

Military: CD54HC221

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC221M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC221NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC221PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC221PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT221M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC221M96	SOIC	D	16	2500	333.2	345.9	28.6
CD74HC221NSR	SO	NS	16	2000	367.0	367.0	38.0
CD74HC221PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD74HC221PWT	TSSOP	PW	16	250	367.0	367.0	35.0
CD74HCT221M96	SOIC	D	16	2500	333.2	345.9	28.6

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated