Operation Control Voltage = 2 V to 6 V

High Noise Immunity N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30%

Switch Voltage = 0 V to 10 V

SCLS552A – DECEMBER 2003 – REVISED APRIL 2008

- Qualified for Automotive Applications
- Wide Analog Input Voltage Range of ±5 V Max
- Low ON Resistance

   70 Ω Typical (V<sub>CC</sub> V<sub>EE</sub> = 4.5 V)
   40 Ω Typical (V<sub>CC</sub> V<sub>EE</sub> = 9 V)
- Low Crosstalk Between Switches
- Fast Switching and Propagation Speeds
- Break-Before-Make Switching

#### description/ordering information

This device is a digitally controlled analog switch that utilizes silicon-gate CMOS technology to achieve operating speeds similar to LSTTL, with the low power consumption of standard CMOS integrated circuits.

This analog multiplexer/demultiplexer controls analog voltages that may vary across the voltage supply range (i.e.,  $V_{CC}$  to  $V_{EE}$ ). These bidirectional switches allow any analog input to be used as an output and vice versa. The switches have low ON resistance and low OFF leakages. In addition, the device has an enable control (E) that, when high, disables all switches to their OFF state.

•

T <sub>A</sub>	PACK	AGE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC – M	Tape and reel	CD74HC4051QM96Q1	HC4051Q
-40 C 10 125 C	TSSOP – PW	Tape and reel	CD74HC4051QPWRQ1	HJ4051Q

#### **ORDERING INFORMATION<sup>†</sup>**

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2008, Texas Instruments Incorporated



SCLS552A - DECEMBER 2003 - REVISED APRIL 2008

	FUNCTION TABLE											
	INPU	ON										
Ē	S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>			CHANNEL(S)								
L	L	L	L	A0								
L	L	L	Н	A1								
L	L	н	L	A2								
L	L	н	н	A3								
L	н	L	L	A4								
L	н	L	н	A5								
L	н	н	L	A6								
L	Н	Н	Н	A7								
н	Х	Х	х	None								
X = Don't d	care											

### logic diagram (positive logic)





SCLS552A - DECEMBER 2003 - REVISED APRIL 2008

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> – V <sub>EE</sub> (see Note 1)	–0.5 V to 10.5 V
Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Supply voltage range, V <sub>EE</sub>	
Input clamp current, $I_{IK}$ ( $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V)	
Output clamp current, $I_{OK}$ ( $V_O < V_{EE} - 0.5$ V or $V_O > V_{CC} + 0.5$ V)	
Switch current ( $V_I > V_{EE} - 0.5 \text{ V or } V_I < V_{CC} + 0.5 \text{ V}$ )	
Continuous current through V <sub>CC</sub> or GND	±50 mA
V <sub>EE</sub> current, I <sub>EE</sub>	
Package thermal impedance, $\theta_{JA}$ (see Note 2): M package	73°C/W
PW package	108°C/W
Maximum junction temperature, T <sub>1</sub>	150°C
Lead temperature (during soldering):	
At distance $1/16 \pm 1/32$ inch $(1,59 \pm 0,79$ mm) from case for 10 s max	300°C
Storage temperature range, T <sub>stg</sub>	. –65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages referenced to GND unless otherwise specified.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage (see Note 4)		2	6	V
	Supply voltage, $V_{CC} - V_{EE}$ (see Figure 1)		2	10	V
$V_{EE}$	Supply voltage, (see Note 4 and Figure 2)		0	-6	V
		$V_{CC} = 2 V$	1.5		
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 4.5 V$	3.15		V
		V <sub>CC</sub> = 6 V	4.2		
		$V_{CC} = 2 V$		0.5	
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 4.5 V$		1.35	V
		V <sub>CC</sub> = 6 V		1.8	
VI	Input control voltage		0	V <sub>CC</sub>	V
$V_{\text{IS}}$	Analog switch I/O voltage		$V_{EE}$	$V_{CC}$	V
		$V_{CC} = 2 V$	0	1000	
t <sub>t</sub>	Input transition (rise and fall) time	$V_{CC} = 4.5 V$	0	500	ns
		0	400		
T <sub>A</sub>	Operating free-air temperature		-40	125	°C


NOTES: 3. All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

4. In certain applications, the external load resistor current may include both V<sub>CC</sub> and signal-line components. To avoid drawing V<sub>CC</sub> current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6 V (calculated from r<sub>on</sub> values shown in electrical characteristics table). No V<sub>CC</sub> current flows through R<sub>L</sub> if the switch current flows into the COM OUT/IN A terminal.



SCLS552A - DECEMBER 2003 - REVISED APRIL 2008

#### recommended operating area as a function of supply voltages



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	TEST CONDITIONS			Τ,	ק = 25°C	;	T <sub>A</sub> = - TO 12		UNIT
			VEE	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	
			0 V	4.5 V		70	160		240	
		$V_{IS} = V_{CC} \text{ or } V_{EE}$	0 V	6 V		60	140		210	
	$I_0 = 1 \text{ mA},$		–4.5 V	4.5 V		40	120		180	0
r <sub>on</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , See Figure 8		0 V	4.5 V		90	180		270	Ω
	J J	$V_{IS} = V_{CC}$ to $V_{EE}$	0 V	6 V		80	160		240	
			–4.5 V	4.5 V		45	130		195	
		0 V	4.5 V		10					
$\Delta r_{on}$	Between any two cha	Between any two channels				8.5				Ω
		–4.5 V	4.5 V		5					
	When $V_{IS} = V_{EE}$ , $V_{OS}$	For switch OFF: When $V_{IS} = V_{CC}$ , $V_{OS} = V_{EE}$ ; When $V_{IS} = V_{EE}$ , $V_{OS} = V_{CC}$ For switch ON: All applicable combinations of $V_{IS}$ and $V_{OS}$ voltage levels, $V_I = V_{IH}$ or $V_{IL}$					±0.2		±2	
l <sub>IZ</sub>	All applicable combinition voltage levels,						±0.4		±4	μΑ
IIL	$V_I = V_{CC}$ or GND	V <sub>I</sub> = V <sub>CC</sub> or GND					±0.1		±1	μA
	l <sub>O</sub> = 0,	When $V_{IS} = V_{EE}$ , $V_{OS} = V_{CC}$	0 V	6 V			8		160	μ <b>A</b>
Icc	$V_{I} = V_{CC}$ or GND	When $V_{IS} = V_{CC}$ , $V_{OS} = V_{EE}$	–5 V	5 V			16		320	μΑ



SCLS552A - DECEMBER 2003 - REVISED APRIL 2008

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7)

PARAMETER	FROM	TO	LOAD	V <sub>EE</sub>	V <sub>cc</sub>	TA	= 25°C	;	T <sub>A</sub> = - TO 12		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE			MIN	ТҮР	MAX	MIN	MAX	
			C <sub>L</sub> = 15 pF		5 V		4				ns
					2 V			60		90	
t <sub>pd</sub>	IN	OUT	0 50 55	0 V	4.5 V			12		18	
			C <sub>L</sub> = 50 pF		6 V			10		15	ns
				–4.5 V	4.5 V			8		12	
		OUT	C <sub>L</sub> = 15 pF		5 V		19				
	ADDRESS SEL or E		C <sub>L</sub> = 50 pF		2 V			225		340	
t <sub>en</sub>				0 V	4.5 V			45		68	ns
					6 V			38		57	
				–4.5 V	4.5 V			32		48	
			C <sub>L</sub> = 15 pF		5 V		19				
					2 V			225		340	
t <sub>dis</sub>	ADDRESS SEL or E	OUT	0 50 55	0 V	4.5 V			45		68	ns
	0. 2		C <sub>L</sub> = 50 pF		6 V			38		57	
				–4.5 V	4.5 V			32		48	
Cl	Control		C <sub>L</sub> = 50 pF					10		10	pF

### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, Input t<sub>r</sub>, t<sub>f</sub> = 6 ns

PARAMETER	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance (see Note 5)	50	pF

NOTE 5: C<sub>pd</sub> is used to determine the dynamic power consumption, per package.

 $P_{D} = C_{pd} V_{CC}^2 f_l + \Sigma (C_L + C_S) V_{CC}^2 f_O$   $f_O = output frequency$   $f_l = input frequency$   $C_L = output load capacitance$   $C_S = switch capacitance$   $V_{CC} = supply voltage$ 




SCLS552A - DECEMBER 2003 - REVISED APRIL 2008

#### analog channel characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	V <sub>EE</sub>	V <sub>CC</sub>	MIN TYP	MAX	UNIT
CI	Switch input capacitance				5		pF
C <sub>COM</sub>	Common output capacitance				25		pF
	Minimum switch frequency	See Figure 3 and Figure 9, and	–2.25 V	2.25 V	145		N 41 1-
t <sub>max</sub>	response at –3 dB	Notes 6 and 7	–4.5 V	4.5 V	180		MHz
	o::		–2.25 V	2.25 V	0.035		<i></i>
	Sine-wave distortion	See Figure 4	–4.5 V	4.5 V	0.018		%
	E or ADDRESS SEL to		–2.25 V	2.25 V	(TBD)		
	switch feed-through noise	See Figure 5, and Notes 7 and 8	-4.5 V	4.5 V	(TBD)		mV
	Switch OFF signal feed	See Figure 6 and Figure 10, and	–2.25 V	2.25 V	-73		dB
	through	Notes 7 and 8	-4.5 V	4.5 V	-75		uВ

NOTES: 6. Adjust input voltage to obtain 0 dBm at V<sub>OS</sub> for f<sub>IN</sub> = 1 MHz.
7. V<sub>IS</sub> is centered at (V<sub>CC</sub> - V<sub>EE</sub>)/2.
8. Adjust input for 0 dBm.

#### PARAMETER MEASUREMENT INFORMATION







#### Figure 4. Sine-Wave Distortion Test Circuit



SCLS552A - DECEMBER 2003 - REVISED APRIL 2008

#### PARAMETER MEASUREMENT INFORMATION






Figure 5. Control to Switch Feedthrough Noise Test Circuit







SCLS552A - DECEMBER 2003 - REVISED APRIL 2008



Vcc

0 V

≈۷<sub>CC</sub>

VOL

v<sub>он</sub>

≈0 V

PARAMETER MEASUREMENT INFORMATION


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- D. For clock inputs,  $f_{\mbox{max}}$  is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

### Figure 7. Load Circuit and Voltage Waveforms




SCLS552A - DECEMBER 2003 - REVISED APRIL 2008











24-Jan-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
CD74HC4051QM96G4Q1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4051Q	Samples
CD74HC4051QM96Q1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4051Q	Samples
CD74HC4051QPWRG4Q1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HJ4051Q	Samples
CD74HC4051QPWRQ1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HJ4051Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

24-Jan-2013

#### OTHER QUALIFIED VERSIONS OF CD74HC4051-Q1 :

- Catalog: CD74HC4051
- Enhanced Product: CD74HC4051-EP
- Military: CD54HC4051

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4051QPWRG4Q 1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4051QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Mar-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4051QPWRG4Q1	TSSOP	PW	16	2000	367.0	367.0	35.0
CD74HC4051QPWRQ1	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated