SN74HC273-Q1 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SCLS578A – MARCH 2004 – REVISED APRIL 2008

- Qualified for Automotive Applications
- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 160-µA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 13 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Contain Eight Flip-Flops With Single-Rail Outputs
- Direct Clear Input

### description/ordering information

This circuit is a positive-edge-triggered D-type flip-flop with a direct clear (CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse.

- Individual Data Input to Each Flip-Flop
- Applications Include:
  - Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators

| DW C  | DW OR PW PACKAGE<br>(TOP VIEW)            |   |  |   |  |  |  |  |  |  |  |
|---|---|---|--|---|--|--|--|--|--|--|--|
| CLR [<br>1Q [<br>1D [<br>2D [<br>2Q [<br>3Q [<br>3D [<br>4D [<br>4Q ] | 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8<br>9 | σ | 20<br>19<br>18<br>17<br>16<br>15<br>14<br>13<br>12 | V <sub>CC</sub><br>8Q<br>8D<br>7D<br>7Q<br>6Q<br>5D<br>5Q |  |  |  |  |  |  |  |
| GND   | 10  |   | 11   |   |  |  |  |  |  |  |  |

Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

#### **ORDERING INFORMATION<sup>†</sup>**

| T <sub>A</sub> | PACKAC     | GE‡          | ORDERABLE<br>PART NUMBER | TOP-SIDE<br>MARKING |
|----------------|------------|--------------|--------------------------|---------------------|
| 40°C to 125°C  | SOIC – DW  | Reel of 2000 | SN74HC273QDWRQ1          | HC273Q              |
| –40°C to 125°C | TSSOP – PW | Reel of 2000 | SN74HC273QPWRQ1          | HC273Q              |

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

**FUNCTION TABLE** 

<sup>‡</sup>Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

|     | (each      | flip-flo | р)             |
|-----|------------|----------|----------------|
|     | INPUTS     | OUTPUT   |                |
| CLR | CLK        | D        | Q              |
| L   | Х          | Х        | L              |
| н   | $\uparrow$ | Н        | н              |
| н   | Ŷ          | L        | L              |
| Н   | L          | Х        | Q <sub>0</sub> |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2008, Texas Instruments Incorporated


### SN74HC273-Q1 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

SCLS578A - MARCH 2004 - REVISED APRIL 2008

#### logic diagram (positive logic)



logic diagram, each flip-flop (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

| Supply voltage range, V <sub>CC</sub>   | –0.5 V to 7 V  |
|---|----------------|
| Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)                            | ±20 mA         |
| Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1) | ±20 mA         |
| Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$   | ±25 mA         |
| Continuous current through V <sub>CC</sub> or GND   | ±50 mA         |
| Package thermal impedance, $\theta_{JA}$ (see Note 2): DW package                                     | 58°C/W         |
| PW package  | 83°C/W         |
| Storage temperature range, T <sub>stg</sub>   | –65°C to 150°C |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



#### recommended operating conditions (see Note 3)

|                       |                                 |                         | MIN  | NOM | MAX  | UNIT |
|-----------------------|---------------------------------|-------------------------|------|-----|------|------|
| VCC                   | Supply voltage                  |                         | 2    | 5   | 6    | V    |
|                       |                                 | $V_{CC} = 2 V$          | 1.5  |     |      |      |
| VIH                   | High-level input voltage        | $V_{CC} = 4.5 V$        | 3.15 |     |      | V    |
|                       |                                 | $V_{CC} = 6 V$          | 4.2  |     |      |      |
|                       |                                 | $V_{CC} = 2 V$          |      |     | 0.5  |      |
| VIL                   | Low-level input voltage         | $V_{CC} = 4.5 V$        |      |     | 1.35 | V    |
|                       |                                 | V <sub>CC</sub> = 6 V   |      |     | 1.8  |      |
| VI                    | Input voltage                   |                         | 0    |     | VCC  | V    |
| VO                    | Output voltage                  |                         | 0    |     | VCC  | V    |
|                       |                                 | $V_{CC} = 2 V$          |      |     | 1000 |      |
| $\Delta t / \Delta v$ | Input transition rise/fall time | V <sub>CC</sub> = 4.5 V |      |     | 500  | ns   |
|                       |                                 | V <sub>CC</sub> = 6 V   |      |     | 400  |      |
| Т <sub>А</sub>        | Operating free-air temperature  |                         | -40  |     | 125  | °C   |

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETED |                                     | TEST CONDITIONS            |            | Т    | A = 25°C | ;    |     |       |      |
|-----------|-------------------------------------|----------------------------|------------|------|----------|------|-----|-------|------|
| PARAMETER | TEST CONDITIC                       | NS                         | VCC        | MIN  | TYP      | MAX  | MIN | MAX   | UNIT |
|           |                                     |                            | 2 V        | 1.9  | 1.998    |      | 1.9 |       |      |
|           |                                     | I <sub>OH</sub> = -20 μA   | 4.5 V      | 4.4  | 4.499    |      | 4.4 |       |      |
| ∨он       | $V_{I} = V_{IH} \text{ or } V_{IL}$ |                            | 6 V        | 5.9  | 5.999    |      | 5.9 |       | V    |
|           |                                     | $I_{OH} = -4 \text{ mA}$   | 4.5 V      | 3.98 | 4.3      |      | 3.7 |       |      |
|           |                                     | $I_{OH} = -5.2 \text{ mA}$ | 6 V        | 5.48 | 5.8      |      | 5.2 |       |      |
|           |                                     |                            | 2 V        |      | 0.002    | 0.1  |     | 0.1   |      |
|           |                                     | I <sub>OL</sub> = 20 μA    | 4.5 V      |      | 0.001    | 0.1  |     | 0.1   |      |
| VOL       | $V_{I} = V_{IH} \text{ or } V_{IL}$ |                            | 6 V        |      | 0.001    | 0.1  |     | 0.1   | V    |
|           |                                     | $I_{OL} = 4 \text{ mA}$    | 4.5 V      |      | 0.17     | 0.26 |     | 0.4   |      |
|           |                                     | I <sub>OL</sub> = 5.2 mA   | 6 V        |      | 0.15     | 0.26 |     | 0.4   |      |
| lj        | $V_{I} = V_{CC} \text{ or } 0$      |                            | 6 V        |      | ±0.1     | ±100 |     | ±1000 | nA   |
| ICC       | $V_{I} = V_{CC} \text{ or } 0,$     | I <mark>O</mark> = 0       | 6 V        |      |          | 8    |     | 160   | μΑ   |
| Ci        |                                     |                            | 2 V to 6 V |      | 3        | 10   |     | 10    | pF   |



## timing requirements over recommended operating free-air temperature range (unless otherwise noted)

|                 |                                      |                 |       | T <sub>A</sub> = 2 | 25°C |     |     |      |
|-----------------|--------------------------------------|-----------------|-------|--------------------|------|-----|-----|------|
|                 |                                      |                 | VCC   | MIN                | MAX  | MIN | MAX | UNIT |
|                 |                                      |                 | 2 V   |                    | 5    |     | 4   |      |
| fclock          | Clock frequency                      |                 | 4.5 V |                    | 27   |     | 18  | MHz  |
|                 |                                      |                 | 6 V   |                    | 32   |     | 21  |      |
|                 |                                      |                 | 2 V   | 80                 |      | 120 |     |      |
|                 |                                      | CLR low         | 4.5 V | 16                 |      | 24  |     |      |
|                 | Dube deve face                       |                 |       | 14                 |      | 20  |     |      |
| tw              | Pulse duration                       |                 | 2 V   | 80                 |      | 120 |     | ns   |
|                 |                                      | CLK high or low | 4.5 V | 16                 |      | 24  |     |      |
|                 |                                      |                 | 6 V   | 14                 |      | 20  |     |      |
|                 |                                      |                 | 2 V   | 100                |      | 150 |     |      |
|                 |                                      | Data            | 4.5 V | 20                 |      | 30  |     |      |
|                 |                                      |                 | 6 V   | 17                 |      | 25  |     |      |
| t <sub>su</sub> | Setup time before CLK <sup>↑</sup>   |                 | 2 V   | 100                |      | 150 |     | ns   |
|                 |                                      | CLR inactive    | 4.5 V | 20                 |      | 30  |     |      |
|                 |                                      |                 | 6 V   | 17                 |      | 25  |     |      |
|                 |                                      |                 | 2 V   | 0                  |      | 0   |     |      |
| t <sub>h</sub>  | Hold time, data after CLK $\uparrow$ |                 |       | 0                  |      | 0   |     | ns   |
|                 |                                      |                 | 6 V   | 0                  |      | 0   |     |      |

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| DADAMETER        | FROM    | то       | N     | T,  | <b>₄ = 25°C</b> | ;   |     |     |      |
|------------------|---------|----------|-------|-----|-----------------|-----|-----|-----|------|
| PARAMETER        | (INPUT) | (OUTPUT) | VCC   | MIN | TYP             | MAX | MIN | MAX | UNIT |
|                  |         |          | 2 V   | 5   | 11              |     | 4   |     |      |
| fmax             |         |          | 4.5 V | 27  | 50              |     | 18  |     | MHz  |
|                  |         |          | 6 V   | 32  | 60              |     | 21  |     |      |
|                  |         |          | 2 V   |     | 55              | 160 |     | 240 |      |
| <sup>t</sup> PHL | CLR     | Any      | 4.5 V |     | 15              | 32  |     | 48  | ns   |
|                  |         |          | 6 V   |     | 12              | 27  |     | 41  | 1    |
|                  |         |          | 2 V   |     | 56              | 160 |     | 240 |      |
| <sup>t</sup> pd  | CLK     | Any      | 4.5 V |     | 15              | 32  |     | 48  | ns   |
|                  |         |          | 6 V   |     | 13              | 27  |     | 41  |      |
|                  |         |          | 2 V   |     | 38              | 75  |     | 110 |      |
| tt               |         | Any      | 4.5 V |     | 8               | 15  |     | 22  | ns   |
|                  |         |          | 6 V   |     | 6               | 13  |     | 19  |      |

### operating characteristics, $T_A = 25^{\circ}C$

|                 | PARAMETER                                   | TEST CONDITIONS | TYP | UNIT |
|-----------------|---|-----------------|-----|------|
| C <sub>pd</sub> | Power dissipation capacitance per flip-flop | No load         | 35  | pF   |



#### Vcc **High-Level** 50% 50% Pulse **From Output** Test 0 V **Under Test** Point $C_L = 50 \text{ pF}$ Vcc (see Note A) Low-Level 50% 50% Pulse 0 V LOAD CIRCUIT **VOLTAGE WAVEFORMS** PULSE DURATIONS Vcc Input 50% 50% 0 V - tPHL **t**PLH Vcc VOH In-Phase Reference 90% 90% 50% ⊾\_<u>10%</u> V<sub>OL</sub> 50% 50% Output Input 0 V tf t<sub>su</sub> th I tPHL <sup>t</sup>PLH - Vcc Vон Data 90% 90% 90% 90% **Out-of-Phase** 50% 50% Input 50% 50% <u>10%</u> o v 109 <u>10</u>% 10% Output VOL — t<sub>f</sub> tr · tr tf **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** SETUP AND HOLD AND INPUT RISE AND FALL TIMES **PROPAGATION DELAY AND OUTPUT TRANSITION TIMES** NOTES: A. CI includes probe and test-fixture capacitance.

#### PARAMETER MEASUREMENT INFORMATION

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- C. For clock inputs, fmax is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tPLH and tPHL are the same as tpd.

#### Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGING INFORMATION

| Orderable Device  | Status   | Package Type Packag |    | Package Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp       | Op Temp (°C) | Top-Side Markings | Samples |
|-------------------|----------|---------------------|----|-------------|----------------------------|------------------|---------------------|--------------|-------------------|---------|
|                   | (1)      | Drawin              | g  |             | (2)                        |                  | (3)                 |              | (4)               |         |
| SN74HC273QDWRG4Q1 | ACTIVE   | SOIC DW             | 20 | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM  | -40 to 125   | HC273Q            | Samples |
| SN74HC273QDWRQ1   | OBSOLETE | SOIC DW             | 20 |             | TBD                        | Call TI          | Call TI             | -40 to 125   | HC273Q            |         |
| SN74HC273QPWRG4Q1 | ACTIVE   | TSSOP PW            | 20 | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM  | -40 to 125   | HC273Q            | Samples |
| SN74HC273QPWRQ1   | ACTIVE   | TSSOP PW            | 20 | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-3-260C-168 HR | -40 to 125   | HC273Q            | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

24-Jan-2013

#### OTHER QUALIFIED VERSIONS OF SN74HC273-Q1 :

Catalog: SN74HC273

Military: SN54HC273

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN74HC273QPWRG4Q1           | TSSOP           | PW                 | 20 | 2000 | 330.0                    | 16.4                     | 6.95       | 7.1        | 1.6        | 8.0        | 16.0      | Q1               |
| SN74HC273QPWRQ1             | TSSOP           | PW                 | 20 | 2000 | 330.0                    | 16.4                     | 6.95       | 7.1        | 1.6        | 8.0        | 16.0      | Q1               |

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

14-Mar-2013



\*All dimensions are nominal

| Device            | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74HC273QPWRG4Q1 | TSSOP        | PW              | 20   | 2000 | 367.0       | 367.0      | 38.0        |
| SN74HC273QPWRQ1   | TSSOP        | PW              | 20   | 2000 | 367.0       | 367.0      | 38.0        |

DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



## LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products                     |                                 | Applications                  |                                   |
|------------------------------|---------------------------------|-------------------------------|-----------------------------------|
| Audio                        | www.ti.com/audio                | Automotive and Transportation | www.ti.com/automotive             |
| Amplifiers                   | amplifier.ti.com                | Communications and Telecom    | www.ti.com/communications         |
| Data Converters              | dataconverter.ti.com            | Computers and Peripherals     | www.ti.com/computers              |
| DLP® Products                | www.dlp.com                     | Consumer Electronics          | www.ti.com/consumer-apps          |
| DSP                          | dsp.ti.com                      | Energy and Lighting           | www.ti.com/energy                 |
| Clocks and Timers            | www.ti.com/clocks               | Industrial                    | www.ti.com/industrial             |
| Interface                    | interface.ti.com                | Medical                       | www.ti.com/medical                |
| Logic                        | logic.ti.com                    | Security                      | www.ti.com/security               |
| Power Mgmt                   | power.ti.com                    | Space, Avionics and Defense   | www.ti.com/space-avionics-defense |
| Microcontrollers             | microcontroller.ti.com          | Video and Imaging             | www.ti.com/video                  |
| RFID                         | www.ti-rfid.com                 |                               |                                   |
| OMAP Applications Processors | www.ti.com/omap                 | TI E2E Community              | e2e.ti.com                        |
| Wireless Connectivity        | www.ti.com/wirelessconnectivity |                               |                                   |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated