
SCLS608A - MARCH 2005 - REVISED APRIL 2008

- Qualified for Automotive Applications
- Schmitt-Trigger Action on Each Input With No External Components
- Hysteresis Voltage Typically 0.9 V at V_{DD} = 5 V and 2.3 V at V_{DD} = 10 V
- Noise Immunity Greater Than 50%
- No Limit on Input Rise and Fall Times
- Standardized, Symmetrical Output Characteristics
- 100% Tested for Quiescent Current at 20 V
- Maximum Input Current of 1µA at 18 V Over Full Package Temperature Range, 100 nA at 18 V and 25°C

- 5-V, 10-V, and 15-V Parametric Ratings
- ESD Protection Level Per AEC-Q100 Classification
 - 2000-V (H2) Human-Body Model
 - 200-V (M3) Machine-Model
 - 1000-V (C5) Charge-Device Model
- Applications
 - Wave and Pulse Shapers
 - High-Noise-Environment Systems
 - Monostable Multivibrators
 - Astable Multivibrators
 - NAND Logic



description/ordering information

The CD4093B consists of four Schmitt-trigger circuits. Each circuit functions as a two-input NAND gate, with Schmitt-trigger action on both inputs. The gate switches at different points for positive- and negative-going signals. The difference between the positive voltage (V_P) and the negative voltage (V_N) is defined as hysteresis voltage (V_H) (see Figure 2).

The CD4093B is available in 14-lead small-outline plastic package (M96) and 14-lead thin shrink small-outline packages (PWR suffixes).

ORDERING INFORMATION[†]

T _A	PAC	CKAGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 125°C	SOIC (M)	Reel of 2000	CD4093BQM96Q1	CD4093BQ	

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2008, Texas Instruments Incorporated

SCLS608A - MARCH 2005 - REVISED APRIL 2008

functional block diagram



logic diagram






Figure 1. Hysteresis Definition, Characteristic, and Test Setup



SCLS608A - MARCH 2005 - REVISED APRIL 2008





TYPICAL CHARACTERISTICS




Figure 3. Typical Current and Voltage Transfer Characteristics




Figure 5. Typical Output Low (Sink) Current Characteristics





Figure 4. Typical Voltage Transfer Characteristics as a Function of Temperature







SCLS608A - MARCH 2005 - REVISED APRIL 2008

TYPICAL CHARACTERISTICS




Figure 7. Typical Output High (Source) Current Characteristics




Figure 9. Typical Propagation Delay Time vs Supply Voltage




Figure 11. Typical Trigger Threshold Voltage vs V_{DD}





Figure 8. Minimum Output High (Source) Current Characteristics






Figure 12. Typical Percent Hysteresis vs Supply Voltage



SCLS608A - MARCH 2005 - REVISED APRIL 2008

TYPICAL CHARACTERISTICS




Figure 13. Typical Power Dissipation vs Frequency Characteristics







Figure 14. Typical Power Dissipation vs Rise and Fall Times









 $\begin{array}{lll} & 50 \ k\Omega \leq \ R \leq \ 1 \ M\Omega \\ & 100 \ pF \leq \ C \ \leq \ 1 \ \mu F \\ & For the \ Range \ of \ R \ and \ C \\ & Given \ 2 \ ms < t_A < 0.4 \ s \end{array}$





SCLS608A - MARCH 2005 - REVISED APRIL 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

DC supply voltage range, V _{DD}	
Input voltage range, V _I , all inputs	
DC input current, any one input	±10 mA
Package thermal impedance, θ_{JA} (see Note 1)	
Device dissipation per output transistor for T _A , all package types	100 mW
Operating temperature range, T _A	–40°C to 125°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions[‡]

		MIN	MAX	UNIT
V _{CC}	Supply voltage range (T_A = full package temperature range)	3	18	V

[‡] For maximum reliability, nominal operating conditions should be selected so that operation is always within the given range.



SCLS608A - MARCH 2005 - REVISED APRIL 2008

static electrical characteristics

	CC	ONDITIO	NS	LIMITS	S AT IND	ICATED	TEMPE	RATURE	S (°C)	
CHARACTERISTIC	Vo	Vi	V _{DD}	40 0-		105		25		UNIT
	(V)	(V)	(V)	-40	85	125	MIN	TYP [†]	MAX	
		0,5	5	1	30	30		0.02	1	
		0,10	10	2	60	60		0.02	2	
Quiescent device current, I _{DD} max		0,15	15	4	120	120		0.02	4	μA
		0,20	20	20	600	600		0.04	20	
		А	5	2.2	2.2	2.2	2.2	2.9		
		А	10	4.6	4.6	4.6	4.6	5.9		
		А	15	6.8	6.8	6.8	6.8	8.8		
Positive trigger theshold voltage, V _P min		В	5	2.6	2.6	2.6	2.6	3.3		V
		В	10	5.6	5.6	5.6	5.6	7		
		В	15	6.3	6.3	6.3	6.3	9.4		
		А	5	3.6	3.6	3.6		2.9	3.6	
		А	10	7.1	7.1	7.1		5.9	7.1	
M mar		А	15	10.8	10.8	10.8		8.8	10.8	
V _P max		В	5	4	4	4		3.3	4	V
		В	B 10		8.2	8.2		7	8.2	2
		В	15	12.7	12.7	12.7		9.4	12.7	
		Α	5	0.9	0.9	0.9	0.9	1.9		v
		Α	10	2.5	2.5	2.5	2.5	3.9		
		А	15	4	4	4	4	5.8		
Negative trigger threshold voltage, V_N min		В	5	1.4	1.4	1.4	1.4	2.3		
		В	10	3.4	3.4	3.4	3.4	5.1		
		В	15	4.8	4.8	4.8	4.8	7.3		
		А	5	2.8	2.8	2.8		1.9	2.8	
		А	10	5.2	5.2	5.2		3.9	5.2	
		А	15	7.4	7.4	7.4		5.8	7.4	
V _N max		В	5	3.2	3.2	3.2		2.3	3.2	V
		В	10	6.6	6.6	6.6		5.1	6.6	
		В	15	9.6	9.6	9.6		7.3	9.6	
		А	5	0.3	0.3	0.3	0.3	0.9		
		А	10	1.2	1.2	1.2	1.2	2.3		
		А	15	1.6	1.6	1.6	1.6	3.5		
Hysteresis voltage, V _H min		В	5	0.3	0.3	0.3	0.3	0.9		V
		В	10	1.2	1.2	1.2	1.2	2.3		
		В	15	1.6	1.6	1.6	1.6	3.5		
		А	5	1.6	1.6	1.6		0.9	1.6	
		А	10	3.4	3.4	3.4		2.3	3.4	
		А	15	5	5	5		3.5	5	
V _H max		В	5	1.6	1.6	1.6		0.9	1.6	V
		В	10	3.4	3.4	3.4		2.3	3.4	
		В	15	5	5	5		3.5	5	

NOTES: A. Inputs on terminals 1, 5, 8, 12 or 2, 6, 9, 13; other inputs to V_{DD} . B. Inputs on terminals 1 and 2, 5 and 6, 8 and 9, or 12 and 13; other inputs to V_{DD} .



SCLS608A - MARCH 2005 - REVISED APRIL 2008

static electrical characteristics (continued)

	co	NDITIO	NS	LIMITS AT INDICATED TEMPERATURES (°C)							
CHARACTERISTIC	Vo	Vi	V _{DD}	40	05	107	25			UNIT	
	(V)	(V)	(V)	-40	85	125	MIN	TYP [†]	MAX		
	0.4	0,5	5	0.61	0.42	0.36	0.51	1			
Output low (sink) current, I _{OL} min	0.5	0,10	10	1.5	1.1	0.9	1.3	2.6			
	1.5	0,15	15	4	2.8	2.4	3.4	6.8		mA	
	4.6	0,5	5	-0.61	-0.42	-0.36	-0.51	-1			
Output high (course) ourseast la sein	2.5	0,5	5	-1.8	-1.3	-1.15	-1.6	-3.2		mA	
Output high (source) current, I _{OH} min	9.5	0,10	10	-1.5	-1.1	-0.9	-1.3	-2.6			
	13.5	0,15	15	-4	-2.8	-2.4	-3.4	-6.8			
		0,5	5	0.05	0.05	0.05		0	0.05		
Output voltage low level, V _{OL} max		0,10	10	0.05	0.05	0.05		0	0.05	v	
		0,15	15	0.05	0.05	0.05		0	0.05		
		0,5	5	4.95	4.95	4.95	4.95	5		v	
Output voltage high level, V _{OH} min		0,10	10	9.95	9.95	9.95	9.95	10			
		0,15	15	14.95	14.95	14.95	14.95				
Input current, I _{IN} max		0,18	18	±0.1	±1	±1		±10 ⁻⁵	±0.1	μA	

dynamic electrical characteristics

 T_{A} = 25°C, input $t_{r},\,t_{f}$ = 20 ns, C_{L} = 50 pF, R_{L} = $\,200\;k\Omega$

	TEST		I				
CHARACTERISTIC	CONDITIONS	$V_{DD}(V)$	MIN	TYP	MAX	UNIT	
		5		190	380		
Propagation delay time, t _{PHL} , t _{PLH}		10		90	180	ns	
		15		65	130		
		5		100	200		
Transition time, t _{THL} , t _{TLH}		10		50	100	ns	
		15		40	80		
Input capacitance, CIN	Any Input			5	7.5	pF	





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
CD4093BQM96G4Q1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD4093BQ	Samples
CD4093BQM96Q1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD4093BQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4093B-Q1 :



www.ti.com

PACKAGE OPTION ADDENDUM

11-Apr-2013

Catalog: CD4093B

• Military: CD4093B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated