


SCPS169-SEPTEMBER 2007

## **FEATURES**

- 1-of-2 Bidirectional Translating Switches
- I<sup>2</sup>C Bus and SMBus Compatible
- Two Active-Low Interrupt Inputs
- Active-Low Interrupt Output
- Active-Low Reset Input
- Two Address Pins Allowing up to Four Devices on the I<sup>2</sup>C Bus
- Channel Selection Via I<sup>2</sup>C Bus, in Any Combination
- Power Up With All Switch Channels
   Deselected
- Low r<sub>on</sub> Switches
- Allows Voltage-Level Translation Between 1.8-V, 2.5-V, 3.3-V, and 5-V Buses
- No Glitch on Power Up

- Supports Hot Insertion
- Low Standby Current
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5-V Tolerant Inputs
- 0 to 400-kHz Clock Frequency
- Latch-Up Performance Exceeds 100 mA Per JESD78
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



## **DESCRIPTION/ORDERING INFORMATION**

The PCA9543A is a bidirectional translating switch controlled by the I<sup>2</sup>C bus. The SCL/SDA upstream pair fans out to two downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register. Two interrupt inputs (INT0–INT1), one for each of the downstream pairs, are provided. One interrupt output (INT) acts as an AND of the two interrupt inputs.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC – D	Tube of 50	PCA9543AD	DC 405 434
40°C to 95°C	50IC - D	Reel of 2500	PCA9543ADR	PCA9543A
–40°C to 85°C	TSSOP – PW	Tube of 90	PCA9543APW	DD5424
	1330P - PW	Reel of 2000	PCA9543APWR	PD543A

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCPS169-SEPTEMBER 2007

## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

An active-low reset ( $\overline{\text{RESET}}$ ) input allows the PCA9543A to recover from a situation where one of the downstream I<sup>2</sup>C buses is stuck in a low state. Pulling  $\overline{\text{RESET}}$  low resets the I<sup>2</sup>C state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the  $V_{CC}$  pin can be used to limit the maximum high voltage, which will be passed by the PCA9543A. This allows the use of different bus voltages on each pair, so that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts without any additional protection. External pullup resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5-V tolerant.

# TERMINAL FUNCTIONS

D AND PW PIN NUMBER	NAME	DESCRIPTION
1	A0	Address input 0. Connect directly to V <sub>CC</sub> or ground.
2	A1	Address input 1. Connect directly to V <sub>CC</sub> or ground.
3	RESET	Active-low reset input. Connect to $V_{CC}$ through a pullup resistor, if not used.
4	<b>INTO</b>	Active-low interrupt input 0. Connect to V <sub>CC</sub> through a pullup resistor.
5	SD0	Serial data 0. Connect to $V_{CC}$ through a pullup resistor.
6	SC0	Serial clock 0. Connect to V <sub>CC</sub> through a pullup resistor.
7	GND	Ground
8	INT1	Active-low interrupt input 1. Connect to V <sub>CC</sub> through a pullup resistor.
9	SD1	Serial data 1. Connect to $V_{CC}$ through a pullup resistor.
10	SC1	Serial clock 1. Connect to V <sub>CC</sub> through a pullup resistor.
11	INT	Active-low interrupt output. Connect to $V_{CC}$ through a pullup resistor.
12	SCL	Serial clock line. Connect to $V_{CC}$ through a pullup resistor.
13	SDA	Serial data line. Connect to V <sub>CC</sub> through a pullup resistor.
14	V <sub>CC</sub>	Supply power



#### BLOCK DIAGRAM




Figure 1. Block Diagram

#### **Device Address**

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the PCA9543A is shown in Figure 2. To conserve power, no internal pullup resistors are incorporated on the hardware-selectable address pins and they must be pulled high or low.




Figure 2. Slave Address PCA9543A

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.

SCPS169-SEPTEMBER 2007

#### **Control Register**

Following the successful acknowledgement of the slave address, the bus master sends a byte to the PCA9543A, which is stored in the control register (see Figure 3). If multiple bytes are received by the PCA9543A, it saves the last byte received. This register can be written and read via the I<sup>2</sup>C bus.




Figure 3. Control Register

#### **Control Register Definition**

One or several SCn/SDn downstream pairs, or channels, are selected by the contents of the control register (see Table 1). After the PCA9543A has been addressed, the control register is written. The two LSBs of the control byte are used to determine which channel or channels are to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition must occur always right after the acknowledge cycle.

D7	D6	INT1	<b>INTO</b>	D3	D2	B1	B0	COMMAND		
×	~	×	х	v	~	~	0	Channel 0 disabled		
^	^	^	^	^	X	X 1		~	1	Channel 0 enabled
×	~	×	х	v	V	0	×	Channel 1 disabled		
^	^	^	^	^	~	1	^	Channel 1 enabled		
0	0	0	0	0	0	0	0	No channel selected; power-up/reset default state		

Table 1. Control Register Write (Channel Selection), Control Register Read (Channel Status)<sup>(1)</sup>

(1) Channel 0 and channel 1 can be enabled at the same time. Care should be taken not to exceed the maximum bus capacitance.

#### Interrupt Handling

The PCA9543A provides two interrupt inputs (one for each channel) and one open-drain interrupt output (see Table 2). When an interrupt is generated by any device, it is detected by the PCA9543A and the interrupt output is driven low. The channel does not need to be active for detection of the interrupt. A bit also is set in the control register.

Bit 4 and Bit 5 of the control register correspond to the INTO and INT1 inputs of the PCA9543A, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set on the read. The master then can address the PCA9543A and read the contents of the control register to determine which channel contains the device generating the interrupt. The master then can reconfigure the PCA9543A to select this channel, and locate the device generating the interrupt and clear it.

It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs may be used as general-purpose inputs if the interrupt function is not required.

If unused, interrupt input(s) must be connected to V<sub>CC</sub> through a pullup resistor.

## PCA9543A TWO-CHANNEL I<sup>2</sup>C-BUS SWITCH WITH INTERRUPT LOGIC AND RESET SCPS169-SEPTEMBER 2007

						-	-	
D7	D6	INT1	INT0	D3	D2	B1	B0	COMMAND
v	~	×	0	~	~	~	v	No interrupt on channel 0
^	^	^	1	^	^	^	^	Interrupt on channel 0
V	v	0	×	×	×	v	v	No interrupt on channel 1
^	^	1	~	^	^	^	^	Interrupt on channel 1
0	0	0	0	0	0	0	0	No channel selected; power-up/reset default state

#### Table 2. Control Register Read (Interrupt)<sup>(1)</sup>

(1) Two interrupts can be active at the same time.

## **RESET** Input

The RESET input can be used to recover the PCA9543A from a bus-fault condition. The registers and the  $I^2C$  state machine within this device initialize to their default states if this signal is asserted low for a minimum of  $t_{WL}$ . All channels also are deselected in this case. RESET must be connected to  $V_{CC}$  through a pullup resistor.

#### **Power-On Reset**

When power is applied to  $V_{CC}$ , an internal power-on reset holds the PCA9543A in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At this point, the reset condition is released and the PCA9543A registers and I<sup>2</sup>C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter,  $V_{CC}$  must be lowered below 0.2 V to reset the device.

#### **Voltage Translation**

The pass-gate transistors of the PCA9543A are constructed such that the  $V_{CC}$  voltage can be used to limit the maximum voltage that is passed from one  $I^2C$  bus to another.




Figure 4. V<sub>pass</sub> Voltage vs V<sub>CC</sub>

Figure 4 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in Electrical Characteristics section of this data sheet). In order for the PCA9543A to act as a voltage translator, the V<sub>pass</sub> voltage should be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V<sub>pass</sub> must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 4, V<sub>pass(max)</sub> is at 2.7 V when the PCA9543A supply voltage is 3.5 V or lower, so the PCA9543A supply voltage could be set to 3.3 V. Pullup resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 14).

Copyright © 2007, Texas Instruments Incorporated

I<sup>2</sup>C Interface

SCPS169-SEPTEMBER 2007

The I<sup>2</sup>C bus is for two-way, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse as changes in the data line at this time is interpreted as control signals (see Figure 5).




Figure 5. Bit Transfer

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see Figure 6).






Figure 6. Definition of Start and Stop Conditions

A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master and the devices that are controlled by the master are the slaves (see Figure 7).





The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge (ACK) bit. The transmitter must release the SDA line before the receiver can send an ACK bit.



SCPS169-SEPTEMBER 2007

When a slave receiver is addressed, it must generate an ACK after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 8). Setup and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.




Figure 8. Acknowledgment on I<sup>2</sup>C Bus

Data is transmitted to the PCA9543A control register using the write mode shown in Figure 9.





Figure 9. Write Control Register

Data is read from the PCA9543A control register using the read mode shown in Figure 10.





SCPS169-SEPTEMBER 2007

### Texas *IRUMENTS* www.ti.com

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
I <sub>I</sub>	Input current			±20	mA
I <sub>O</sub>	Output current			±25	mA
	Continuous current through V <sub>CC</sub>			±100	mA
	Continuous current through GND			±100	mA
0	Package thermal impedance <sup>(3)</sup>	D package		86	°C/W
$\theta_{JA}$	Package thermal impedance ()	PW package		113	-C/W
P <sub>tot</sub>	Total power dissipation			400	mW
T <sub>stg</sub>	Storage temperature range		-60	150	°C
T <sub>A</sub>	Operating free-air temperature range		-40	85	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(2) The input negative-voltage and output voltage ratings may be exceeded if the(3) The package thermal impedance is calculated in accordance with JESD 51-7.

## Recommended Operating Conditions<sup>(1)</sup>

				MIN	MAX	UNIT
$V_{CC}$	Supply voltage			2.3	5.5	V
	SCL, SDA		$0.7 \times V_{CC}$	6		
	level input voltage	$V_{CC}$ = 2.3 V to 3.6 V	$0.7  imes V_{CC}$	V <sub>CC</sub> + 0.5	V	
VН	V <sub>IH</sub> High-level input voltage	A1, A0, INT1, INT0, RESET	$V_{CC}$ = 3.6 V to 4.5 V	$0.7  imes V_{CC}$	$V_{CC} + 0.5$	
			$V_{CC}$ = 4.5 V to 5.5 V	$0.7  imes V_{CC}$	V <sub>CC</sub> + 0.5	
V		SCL, SDA		-0.5	$0.3 \times V_{\text{CC}}$	V
V <sub>IL</sub> Low-level input voltage	A1, A0, INT1, INT0, RESET		-0.5	$0.3 \times V_{\text{CC}}$	v	
T <sub>A</sub>	Operating free-air temperat	ure		-40	85	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCPS169-SEPTEMBER 2007

## **Electrical Characteristics**<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	ER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>POR</sub>	Power-on r	eset voltage	No load: $V_I = V_{CC}$ or $GND^{(2)}$	V <sub>POR</sub>		1.6	2.1	V
				5 V		3.6		
				4.5 V to 5.5 V	2.6		4.5	
			$V_{SWin} = V_{CC},$	3.3 V		1.9		
V <sub>pass</sub>	Switch outp	out voltage	$I_{SWout} = -100 \ \mu A$	3 V to 3.6 V	1.6		2.8	V
				2.5 V		1.5		
				2.3 V to 2.7 V	1.1		2	
I <sub>OH</sub>	INT		$V_{O} = V_{CC}$	2.3 V to 5.5 V			100	μA
	0.5.4		V <sub>OL</sub> = 0.4 V		3	7		
I <sub>OL</sub>	SDA		V <sub>OL</sub> = 0.6 V	2.3 V to 5.5 V	6	10		mA
	INT		V <sub>OL</sub> = 0.4 V		3			
	SCL, SDA		$V_{I} = V_{CC}$ or GND	2.3 V to 5.5 V	-1		1	
				2.3 V to 3.6 V	-1		1	
I <sub>I</sub>	SC1–SC0,	SD1-SD0	$V_1 = V_{CC}$ or GND	4.5 V to 5.5 V	-1		100	
	44 40			2.3 V to 3.6 V	-1		1	
	A1, A0		$V_1 = V_{CC}$ or GND	4.5 V to 5.5 V	-1		50	μA
				2.3 V to 3.6 V	-1		1	
	INT1-INTO		$V_1 = V_{CC}$ or GND	4.5 V to 5.5 V	-1		50	
	DEGET			2.3 V to 3.6 V	-1		1	
	RESET		$V_1 = V_{CC}$ or GND	4.5 V to 5.5 V	-1		50	
				5.5 V		17	50	
		f <sub>SCL</sub> = 100 kHz	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V		6	20	
	mode			2.7 V		3	16	
		Low inputs	V <sub>I</sub> = GND, I <sub>O</sub> = 0	5.5 V		0.3	1	μΑ
lcc				3.6 V		0.1	1	
	Standby			2.7 V		0.1	1	
	mode			5.5 V		0.3	1	
		High inputs	$V_{I} = V_{CC}, I_{O} = 0$	3.6 V		0.1	1	
				2.7 V		0.1	1	
		INT1-INT0	One INT1–INT0 input at 0.6 V, Other inputs at V <sub>CC</sub> or GND			8	20	
∆l <sub>cc</sub>	Supply- current		One $\overline{INT1} - \overline{INT0}$ input at V_CC $$ – 0.6 V, Other inputs at V_CC or GND	- 2.3 V to 5.5 V		8	20	μA
	change	SCL, SDA	SCL or SDA input at 0.6 V, Other inputs at $V_{CC}$ or GND	2.0 1 10 0.0 1		8	20	μΛ
			SCL or SDA input at V <sub>CC</sub> $-$ 0.6 V, Other inputs at V <sub>CC</sub> or GND			8	20	
	A1, A0		$V_{I} = V_{CC}$ or GND	2.3 V to 3.6 V		4	5	
	///, <i>/</i> //			4.5 V to 5.5 V		4	5	pF
	INT1-INT0		$V_{I} = V_{CC}$ or GND	2.3 V to 3.6 V		4	6	
C <sub>i</sub>				4.5 V to 5.5 V		4	6	
	RESET		$V_{I} = V_{CC}$ or GND	2.3 V to 3.6 V		4	5	
				4.5 V to 5.5 V		4	5	
	SCL		$V_I = V_{CC}$ or GND	2.3 V to 5.5 V		9	12	

(1) For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

(2) To reset the part, either RESET must be low or  $V_{CC}$  must be lowered to 0.2 V.



#### **Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
C <sub>io(OFF)</sub> <sup>(3)</sup>	SDA		2.3 V to 5.5 V		11	13	۶F
Cio(OFF)	SC1-SC0, SD1-SD0	$V_I = V_{CC}$ or GND, Switch OFF	2.3 V 10 5.5 V		6	8	рг
	Switch on-state resistance	$y_{1} = 0.4 y_{1} = -15 mA$	4.5 V to 5.5 V	4	9	20	
r <sub>on</sub>		$V_0 = 0.4 \text{ V}, I_0 = 15 \text{ mA}$	3 V to 3.6 V	5	11	25	Ω
		$V_{O} = 0.4 \text{ V}, I_{O} = 10 \text{ mA}$	2.3 V to 2.7 V	7	16	50	

(3) C<sub>io(ON)</sub> depends on the device capacitance and load that is downstream from the device.

## I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 11)

			STANDARD I <sup>2</sup> C BU		FAST MOD I <sup>2</sup> C BUS		UNIT
			MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0 <sup>(1)</sup>		0 <sup>(1)</sup>		μs
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	$20 + 0.1 C_b^{(2)}$	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus		300	$20 + 0.1C_{b}^{(2)}$	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop an	d start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition	n setup	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition	n hold	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		0.6		μs
t <sub>vdL(Data)</sub>	Valid-data time (high to low) <sup>(3)</sup>	SCL low to SDA output low valid		1		1	μs
t <sub>vdH(Data)</sub>	Valid-data time (low to high) <sup>(3)</sup>	SCL low to SDA output high valid		0.6		0.6	μs
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1		1	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400		400	pF

A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the V<sub>IH</sub> min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.
 C<sub>b</sub> = total bus capacitance of one bus line in pF

(3) Data taken using a 1-k $\Omega$  pullup resistor and 50-pF load (see Figure 11)



## **Switching Characteristics**

over recommended operating free-air temperature range, C<sub>L</sub> ≤ 100 pF (unless otherwise noted) (see Figure 13)

	PARAMET	ER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
t <sub>pd</sub> <sup>(1)</sup>	Propagation delay time	$R_{ON}$ = 20 $\Omega$ , $C_L$ = 15 pF	SDA or SCL	SDn or SCn	0.3	ns
чра	Topagation delay time	$R_{ON} = 20 \ \Omega, \ C_L = 50 \ pF$	ODA OF OCE		1	115
t <sub>iv</sub>	Interrupt valid time <sup>(2)</sup>		INTn	INT	4	μs
t <sub>ir</sub>	Interrupt reset delay time <sup>(2)</sup>		INTn	INT	2	μs

(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

(2) Data taken using a 4.7-k $\Omega$  pullup resistor and 100-pF load (see Figure 13)

## Interrupt and Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 13)


	PARAMETER	MIN	MAX	UNIT
t <sub>PWRL</sub>	Required low-level pulse duration of INTn inputs <sup>(1)</sup>	1		μs
t <sub>PWRH</sub>	Required high-level pulse duration of INTn inputs <sup>(1)</sup>	0.5		μs
t <sub>WL</sub>	Pulse duration, RESET low	4		ns
t <sub>rst</sub> <sup>(2)</sup>	RESET time (SDA clear)		500	ns
t <sub>REC</sub>	Recovery time from RESET to start	0		ns

(1) The device has interrupt input rejection circuitry for pulses less than the listed minimum.


(2) t<sub>rst</sub> is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t<sub>WL</sub>.

SCPS169-SEPTEMBER 2007


#### PARAMETER MEASUREMENT INFORMATION



#### I<sup>2</sup>C PORT LOAD CONFIGURATION



BYTE	DESCRIPTION
1	$I^2C$ address + $R/\overline{W}$
2	Control register data



#### **VOLTAGE WAVEFORMS**

- A.  $C_L$  includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50 Ω, t<sub>1</sub>/t<sub>f</sub> = 30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.

#### Figure 11. I<sup>2</sup>C Interface Load Circuit, Byte Descriptions, and Voltage Waveforms



SCPS169-SEPTEMBER 2007








Figure 12. Reset Timing



#### INTERRUPT LOAD CONFIGURATION



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ ,  $t_{r}/t_{f} = 30 \text{ ns.}$


#### Figure 13. Interrupt Load Circuit and Voltage Waveforms





#### **APPLICATION INFORMATION**

Figure 14 shows an application in which the PCA9543A can be used.



- NOTE: A. If the device generating the interrupt has an open-drain output structure or can be 3-stated, a pullup resistor is required.
  - If the device generating the interrupt has a totem-pole output structure and cannot be 3-stated, a pullup resistor is not required.
  - The interrupt inputs should not be left floating.
  - B. Pin numbers shown are for the D and PW packages.

Figure 14. Typical Application



20-May-2013

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PCA9543AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9543A	Samples
PCA9543ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9543A	Samples
PCA9543ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9543A	Samples
PCA9543ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9543A	Samples
PCA9543APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD543A	Samples
PCA9543APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD543A	Samples
PCA9543APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD543A	Samples
PCA9543APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD543A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

20-May-2013

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Pin1

Quadrant

Q1

w

(mm)

12.0

8.0

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





TSSOP

PW

14

TAPE AND REEL INFORMATION

PCA9543APWR

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal										
Device	Package	Package	Pins	SPQ	Reel	Reel	A0	B0	K0	P1
	Туре	Drawing			Diameter	Width	(mm)	(mm)	(mm)	(mm)
		_			(mm)	W1 (mm)				

2000

330.0

12.4

6.9

5.6

1.6

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9543APWR	TSSOP	PW	14	2000	367.0	367.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated