www.ti.com


SCPS202A-AUGUST 2009-REVISED SEPTEMBER 2009

# LOW VOLTAGE 16-BIT I<sup>2</sup>C AND SMBus LOW-POWER I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS


#### **FEATURES**

- Low Standby-Current Consumption of 3 μA Max
- I<sup>2</sup>C to Parallel Port Expander
- Open-Drain Active-Low Interrupt Output
- Active-Low Reset Input
- 5-V Tolerant I/O Ports
- Compatible With Most Microcontrollers
- 400-kHz Fast I<sup>2</sup>C Bus
- Polarity Inversion Register
- Address by Two Hardware Address Pins for Use of up to Four Devices
- Latched Outputs With High-Current Drive Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)
  - 200-V Machine Model (A115-A)

#### PW PACKAGE (TOP VIEW)



#### RTW PACKAGE (TOP VIEW)



The exposed center pad, if used, must be connected as a secondary ground or left electrically open.

#### **DESCRIPTION/ORDERING INFORMATION**

This 16-bit I/O expander for the two-line bidirectional bus ( $I^2C$ ) is designed for 1.65-V to 5.5-V  $V_{CC}$  operation. It provides general-purpose remote I/O expansion for most microcontroller families via the  $I^2C$  interface [serial clock (SCL), serial data (SDA)].

The TCA9539 consists of two 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active-high or active-low operation) registers. At power-on, the I/Os are configured as inputs. The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



The system master can reset the TCA9539 in the event of a time-out or other improper operation by asserting a low in the RESET input. The power-on reset puts the registers in their default state and initializes the I<sup>2</sup>C/SMBus state machine. Asserting RESET causes the same reset/initialization to occur without depowering the part.

The TCA9539 open-drain interrupt (INT) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the TCA9539 can remain a simple slave device.

The device outputs (latched) have high-current drive capability for directly driving LEDs. The device has low current consumption.

The TCA9539 is identical to the PCA9555, except for the removal of the internal I/O pullup resistor, which greatly reduces power consumption when the I/Os are held low, replacement of A2 with RESET, and a different address range.

Two hardware pins (A0 and A1) are used to program and vary the fixed I<sup>2</sup>C address and allow up to four devices to share the same I<sup>2</sup>C bus or SMBus.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKA	GE <sup>(1)(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
40°C to 95°C	TSSOP – PW	Reel of 2000	TCA9539PWR	PW539	
–40°C to 85°C	QFN – RTW	Reel of 3000	TCA9539RTWR	PW539	

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.




#### **TERMINAL FUNCTIONS**

	NO.			
TSSOP (PW)	QFN (RTW)	BGA (ZQS)	NAME	DESCRIPTION
1	22	А3	ĪNT	Interrupt output. Connect to V <sub>CC</sub> through a pullup resistor.
2	23	В3	A1	Address input. Connect directly to V <sub>CC</sub> or ground.
3	24	A2	RESET	Active-low reset input. Connect to $V_{\text{CC}}$ through a pullup resistor if no active connection is used.
4	1	A1	P00	P-port input/output. Push-pull design structure. At power on, P00 is configured as an input.
5	2	С3	P01	P-port input/output. Push-pull design structure. At power on, P01 is configured as an input.
6	3	B1	P02	P-port input/output. Push-pull design structure. At power on, P02 is configured as an input.
7	4	C1	P03	P-port input/output. Push-pull design structure. At power on, P03 is configured as an input.
8	5	C2	P04	P-port input/output. Push-pull design structure. At power on, P04 is configured as an input.
9	6	D1	P05	P-port input/output. Push-pull design structure. At power on, P05 is configured as an input.
10	7	E1	P06	P-port input/output. Push-pull design structure. At power on, P06 is configured as an input.
11	8	D2	P07	P-port input/output. Push-pull design structure. At power on, P07 is configured as an input.
12	9	E2	GND	Ground
13	10	E3	P10	P-port input/output. Push-pull design structure. At power on, P10 is configured as an input.
14	11	E4	P11	P-port input/output. Push-pull design structure. At power on, P11 is configured as an input.
15	12	D3	P12	P-port input/output. Push-pull design structure. At power on, P12 is configured as an input.
16	13	E5	P13	P-port input/output. Push-pull design structure. At power on, P13 is configured as an input.
17	14	D4	P14	P-port input/output. Push-pull design structure. At power on, P14 is configured as an input.
18	15	D5	P15	P-port input/output. Push-pull design structure. At power on, P15 is configured as an input.
19	16	C5	P16	P-port input/output. Push-pull design structure. At power on, P16 is configured as an input.
20	17	C4	P17	P-port input/output. Push-pull design structure. At power on, P17 is configured as an input.
21	18	B5	A0	Address input. Connect directly to V <sub>CC</sub> or ground.
22	19	A5	SCL	Serial clock bus. Connect to V <sub>CC</sub> through a pullup resistor.
23	20	A4	SDA	Serial data bus. Connect to V <sub>CC</sub> through a pullup resistor.
24	21	B4	V <sub>CC</sub>	Supply voltage

Copyright © 2009, Texas Instruments Incorporated




# **LOGIC DIAGRAM (POSITIVE LOGIC)**



- A. Pin numbers shown are for PW package.
- B. All I/Os are set to inputs at reset.



#### SIMPLIFIED SCHEMATIC OF P-PORT I/Os<sup>(1)</sup>



(1) At power-on reset, all registers return to default values.

#### I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above  $V_{CC}$  to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output Port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

Copyright © 2009, Texas Instruments Incorporated



#### I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

 $I^2C$  communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 1). After the Start condition, the device address byte is sent, MSB first, including the data direction bit (R/W). This device does not respond to the general call address.

After receiving the valid address byte, this device responds with an ACK, a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0 and A1) of the slave device must not be changed between the Start and Stop conditions.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 2).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 1).

Any number of data bytes can be transferred from the transmitter to the receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 3). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




Figure 1. Definition of Start and Stop Conditions




Figure 2. Bit Transfer

Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated






Figure 3. Acknowledgment on I<sup>2</sup>C Bus

#### **Interface Definition**

ВУТЕ	BIT									
DIIE	7 (MSB)	6	5	4	3	2	1	0 (LSB)		
I <sup>2</sup> C slave address	Н	Н	Н	L	Н	A1	A0	R/W		
P0x I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00		
P1x I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10		

Copyright © 2009, Texas Instruments Incorporated



#### **Device Address**

Figure 4 shows the address byte of the TCA9539.




Figure 4. TCA9539 Address

#### **Address Reference**

INP	UTS	I <sup>2</sup> C BUS SLAVE ADDRESS
<b>A</b> 1	A0	I C BUS SLAVE ADDRESS
L L 116 (decimal), 74		116 (decimal), 74 (hexadecimal)
L	Н	117 (decimal), 75 (hexadecimal)
Н	L	118 (decimal), 76 (hexadecimal)
Н	Н	119 (decimal), 77 (hexadecimal)

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

#### **Control Register and Command Byte**

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the TCA9539. Three bits of this data byte state the operation (read or write) and the internal register (input, output, Polarity Inversion or Configuration) that will be affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




Figure 5. Control Register Bits

#### **Command Byte**

CONTRO	OL REGISTE	R BITS	COMMAND	REGISTER	PROTOCOL	POWER-UP
B2	B1	В0	BYTE (HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0	0x00	Input Port 0	Read byte	XXXX XXXX
0	0	1	0x01	Input Port 1	Read byte	XXXX XXXX
0	1	0	0x02	Output Port 0	Read/write byte	1111 1111
0	1	1	0x03	Output Port 1	Read/write byte	1111 1111
1	0	0	0x04	Polarity Inversion Port 0	Read/write byte	0000 0000
1	0	1	0x05	Polarity Inversion Port 1	Read/write byte	0000 0000
1	1	0	0x06	Configuration Port 0	Read/write byte	1111 1111
1	1	1	0x07	Configuration Port 1	Read/write byte	1111 1111



#### **Register Descriptions**

The Input Port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register will be accessed next.

#### Registers 0 and 1 (Input Port Registers)

Bit	10.7	10.6	10.5	10.4	10.3	10.2	10.1	10.0
Default	Х	X	Х	Х	Х	X	Х	X
Bit	I1.7	I1.6	l1.5	l1.4	I1.3	l1.2	l1.1	I1.0
Default	Х	Х	Х	Х	Х	Х	Х	Х

The Output Port registers (registers 2 and 3) show the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

#### Registers 2 and 3 (Output Port Registers)

Bit	00.7	O0.6	O0.5	00.4	O0.3	00.2	O0.1	00.0
Default	1	1	1	1	1	1	1	1
Bit	01.7	01.6	01.5	01.4	01.3	01.2	01.1	01.0
Default	1	1	1	1	1	1	1	1

The Polarity Inversion registers (registers 4 and 5) allow Polarity Inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

#### Registers 4 and 5 (Polarity Inversion Registers)

Bit	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0
Bit	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

The Configuration registers (registers 6 and 7) configure the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

#### Registers 6 and 7 (Configuration Registers)

Bit	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1
Bit	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1

#### **Power-On Reset**

Copyright © 2009, Texas Instruments Incorporated

When power (from 0 V) is applied to V<sub>CC</sub>, an internal power-on reset holds the TCA9539 in a reset condition until V<sub>CC</sub> has reached V<sub>POR</sub>. At that point, the reset condition is released and the TCA9539 registers and I<sup>2</sup>C/SMBus state machine initialize to their default states. After that, V<sub>CC</sub> must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.



#### **RESET** Input

A reset can be accomplished by holding the  $\overline{\text{RESET}}$  pin low for a minimum of  $t_W$ . The TCA9539 registers and  $I^2\text{C/SMBus}$  state machine are held in their default states until  $\overline{\text{RESET}}$  is once again high. This input requires a pullup resistor to  $V_{CC}$ , if no active connection is used.

# Interrupt (INT) Output

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time,  $t_{iv}$ , the signal INT is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) bit or not acknowledge (NACK) bit after the falling edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as  $\overline{INT}$ .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register. Because each 8-bit port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1, or vice versa.

INT has an open-drain structure and requires a pullup resistor to V<sub>CC</sub>.

#### **Bus Transactions**

Data is exchanged between the master and TCA9539 through write and read commands.

#### Writes

Data is transmitted to the TCA9539 by sending the device address and setting the least-significant bit to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte.

The eight registers within the TCA9539 are configured to operate as four register pairs. The four pairs are Input Ports, Output Ports, Polarity Inversion ports, and Configuration ports. After sending data to one register, the next data byte is sent to the other register in the pair (see Figure 6 and Figure 7). For example, if the first byte is sent to Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.




Figure 6. Write to Output Port Registers

10






Figure 7. Write to Configuration Registers

#### Reads

The bus master first must send the TCA9539 address with the least-significant bit set to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again, but this time, the least-significant bit is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA9539 (see Figure 8 through Figure 10).

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflect the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





Figure 8. Read From Register


Copyright © 2009, Texas Instruments Incorporated





- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see Figure 8 for these details).

Figure 9. Read Input Port Register, Scenario 1



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see Figure 8 for these details).

Figure 10. Read Input Port Register, Scenario 2

www.ti.com

# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6	V
VI	Input voltage range (2)		-0.5	6	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	6	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
lok	Output clamp current	V <sub>O</sub> < 0		-20	mA
I <sub>IOK</sub>	Input/output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I <sub>OL</sub>	Continuous output low current	$V_O = 0$ to $V_{CC}$		50	mA
I <sub>OH</sub>	Continuous output high current	$V_O = 0$ to $V_{CC}$		-50	mA
	Continuous current through GND			-250	A
ICC	Continuous current through V <sub>CC</sub>			160	mA
0	Dealers the seal in seal in the form (3)	PW package		88	
$\theta_{JA}$	Package thermal impedance, junction to free air (3)	RTW package		66	°C/W
T <sub>stg</sub>	Storage temperature range	1	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		1.65	5.5	V
.,	I limb lavel input valtage	SCL, SDA	0.7 × V <sub>CC</sub>	5.5	1/
V <sub>IH</sub>	High-level input voltage	A0, A1, RESET, P07-P00, P17-P10	0.7 × V <sub>CC</sub>	5.5	V
V	Low lovel input voltage	SCL, SDA	-0.5	$0.3 \times V_{CC}$	V
V <sub>IL</sub>	Low-level input voltage	A0, A1, RESET, P07-P00, P17-P10	-0.5	$0.3 \times V_{CC}$	V
I <sub>OH</sub>	High-level output current	P07-P00, P17-P10		-10	mA
I <sub>OL</sub>	Low-level output current	P07-P00, P17-P10		25	mA
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

Product Folder Link(s): TCA9539

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IK}$	Input diode clamp voltage	$I_I = -18 \text{ mA}$	1.65 V to 5.5 V	-1.2			V
$V_{POR}$	Power-on reset voltage	$V_I = V_{CC}$ or GND, $I_O = 0$	1.65 V to 5.5 V		1.5	1.65	V
			1.65 V	1.2			
		J 0 77 A	2.3 V	1.8			
		$I_{OH} = -8 \text{ mA}$	3 V	2.6			
.,	December 1 to 1 t		4.75 V	4.1			
V <sub>OH</sub>	P-port high-level output voltage (2)		1.65 V	1.8			V
		10 1	2.3 V	1.7			
		$I_{OH} = -10 \text{ mA}$	3 V	2.5			
			4.75 V	4			
	SDA	V <sub>OL</sub> = 0.4 V		3			
١.	D = = (3)	V <sub>OL</sub> = 0.5 V	4.05.7/1- 5.5.7/	8	20		
l <sub>OL</sub>	P port <sup>(3)</sup>	V <sub>OL</sub> = 0.7 V	1.65 V to 5.5 V	10	24		mA
	ĪNT	V <sub>OL</sub> = 0.4 V		3			
	SCL, SDA	V V OND	4.05.7/1- 5.5.7/		±1	^	
l <sub>l</sub>	A0, A1, RESET	$V_I = V_{CC}$ or GND	1.65 V to 5.5 V			±1	μΑ
I <sub>IH</sub>	P port	$V_I = V_{CC}$	1.65 V to 5.5 V			1	μΑ
I <sub>IL</sub>	P port	V <sub>I</sub> = GND	1.65 V to 5.5 V			-1	μΑ
			5.5 V		100	200	
	Operating mode	$V_I = V_{CC}$ or GND, $I_O = 0$ ,	3.6 V		30	75	
	Operating mode	I/O = inputs, f <sub>SCL</sub> = 400 kHz	2.7 V		20	50	
			1.95 V		10	45	^
I <sub>CC</sub>			5.5 V		1.1	1.5	μΑ
	Ctandby made	$V_I = GND$ , $I_O = 0$ , $I/O = inputs$ ,	3.6 V		0.7	1.3	
	Standby mode	f <sub>SCL</sub> = 0 kHz	2.7 V		0.5	1	
			1.95 V		0.3	0.9	
ΔI <sub>CC</sub>	Additional current in standby mode	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	1.65 V to 5.5 V			1.5	mA
C <sub>i</sub>	SCL	V <sub>I</sub> = V <sub>CC</sub> or GND	1.65 V to 5.5 V		3	7	pF
<u> </u>	SDA	V V or CND	1 65 V to 5 5 V		3	7	_
C <sub>io</sub>	P port	$V_{IO} = V_{CC}$ or GND	1.65 V to 5.5 V		3.7	9.5	pF

 <sup>(1)</sup> All typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V V<sub>CC</sub>) and T<sub>A</sub> = 25°C.
 (2) Each I/O must be externally limited to a maximum of 25 mA, and each octal (P07–P00 and P17–P10) must be limited to a maximum current of 100 mA, for a device total of 200 mA.

The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07-P00 and 80 mA for P17-P10).

www.ti.com

#### I<sup>2</sup>C INTERFACE TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 11)

			MIN	MAX	UNIT
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time	100		ns	
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time	0		ns	
t <sub>icr</sub>	I <sup>2</sup> C input rise time	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns	
t <sub>icf</sub>	I <sup>2</sup> C input fall time	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns	
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and	l Start	1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeated Start condition	setup	0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeated Start condition	n hold	0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup	0.6		μs	
t <sub>vd(data)</sub>	Valid-data time	SCL low to SDA output valid	50		ns
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.1	0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF

<sup>(1)</sup>  $C_b = total$  capacitance of one bus line in pF

#### **RESET TIMING REQUIREMENTS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 14)

		MIN MAX	UNIT
t <sub>W</sub>	Reset pulse duration	6	ns
t <sub>REC</sub>	Reset recovery time	0	ns
t <sub>RESET</sub>	Time to reset	400	ns

#### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted) (see Figure 12 and Figure 13)


PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN MA	X UNIT
$t_{iv}$	Interrupt valid time	P port	ĪNT		4 μs
t <sub>ir</sub>	Interrupt reset delay time	SCL	ĪNT		4 μs
t <sub>pv</sub>	Output data valid	SCL	P port	20	0 ns
t <sub>ps</sub>	Input data setup time	P port	SCL	150	ns
t <sub>ph</sub>	Input data hold time	P port	SCL	1	μs

Product Folder Link(s): TCA9539



#### **TYPICAL CHARACTERISTICS**


 $T_A = 25$ °C (unless otherwise noted)






# **TYPICAL CHARACTERISTICS (continued)**

 $T_A = 25$ °C (unless otherwise noted)






#### PARAMETER MEASUREMENT INFORMATION



#### **SDA LOAD CONFIGURATION**



#### **VOLTAGE WAVEFORMS**


BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data

- A. C<sub>1</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 11. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)



#### INTERRUPT LOAD CONFIGURATION




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 12. Interrupt Load Circuit and Voltage Waveforms


Copyright © 2009, Texas Instruments Incorporated




# PARAMETER MEASUREMENT INFORMATION (continued)



#### P-PORT LOAD CONFIGURATION



WRITE MODE  $(R/\overline{W} = 0)$ 




- A.  $C_L$  includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 x  $V_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \ \Omega$ ,  $t_r/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 13. P-Port Load Circuit and Voltage Waveforms




# PARAMETER MEASUREMENT INFORMATION (continued)



**SDA LOAD CONFIGURATION** 

P-PORT LOAD CONFIGURATION




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

Figure 14. Reset Load Circuits and Voltage Waveforms



#### **APPLICATION INFORMATION**

Figure 15 shows an application in which the TCA9539 can be used.



- A. Device address is configured as 1110100 for this example.
- B. P00, P02, and P03 are configured as outputs.
- C. P01 and P04 to P17 are configured as inputs.
- D. Pin numbers shown are for the PW package.

Figure 15. Typical Application



### Minimizing I<sub>CC</sub> When I/O Is Used to Control LED

When an I/O is used to control an LED, normally it is connected to  $V_{CC}$  through a resistor (see Figure 15). Because the LED acts as a diode, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The  $\Delta I_{CC}$  parameter in Electrical Characteristics shows how  $I_{CC}$  increases as  $V_{IN}$  becomes lower than  $V_{CC}$ . For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to  $V_{CC}$ , when the LED is off, to minimize current consumption.

Figure 16 shows a high-value resistor in parallel with the LED. Figure 17 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{CC}$  at or above  $V_{CC}$  and prevent additional supply-current consumption when the LED is off.




Figure 16. High-Value Resistor in Parallel With LED




Figure 17. Device Supplied by Lower Voltage

#### **Power-On Reset Requirements**

In the event of a glitch or data corruption, TCA9539 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in Figure 18 and Figure 19.




Figure 18. V<sub>CC</sub> is Lowered Below 0.2 V or 0 V and Then Ramped Up to V<sub>CC</sub>

Copyright © 2009, Texas Instruments Incorporated






Figure 19. V<sub>CC</sub> is Lowered Below the POR Threshold, Then Ramped Back Up to V<sub>CC</sub>

Table 1 specifies the performance of the power-on reset feature for TCA9539 for both types of power-on reset.

Table 1. RECOMMENDED SUPPLY SEQUENCING AND RAMP RATES(1)

	MIN	TYP	MAX	UNIT		
V <sub>CC_FT</sub>	Fall rate	See Figure 18	0.1		2000	ms
$V_{CC\_RT}$	Rise rate	See Figure 18	0.1		2000	ms
V <sub>CC_TRR_GND</sub>	Time to re-ramp (when V <sub>CC</sub> drops to GND)	See Figure 18	1			μs
V <sub>CC_TRR_POR50</sub>	Time to re-ramp (when $V_{CC}$ drops to $V_{POR\_MIN} - 50$ mV)	See Figure 19	1			μs
V <sub>CC_GH</sub>	Level that $V_{CCP}$ can glitch down to, but not cause a functional disruption when $V_{CCX\_GW}$ = 1 $\mu s$	See Figure 20			1.2	V
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption when $V_{CCX\_GH} = 0.5 \times V_{CCx}$	See Figure 20			10	μs
$V_{PORF}$	Voltage trip point of POR on falling V <sub>CC</sub>		0.7			V
$V_{PORR}$	Voltage trip point of POR on fising $V_{\text{CC}}$				1.4	V

<sup>(1)</sup>  $T_A = -40$ °C to 85°C (unless otherwise noted)

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 20 and Table 1 provide more information on how to measure these specifications.




Figure 20. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0. Figure 21 and Table 1 provide more details on this specification.






Figure 21. V<sub>POR</sub>



# PACKAGE OPTION ADDENDUM

20-May-2013

#### PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Diawing		Ψιy	(2)		(3)		(4/5)	
TCA9539PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW539	Samples
TCA9539RTWR	ACTIVE	WQFN	RTW	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW539	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9539RTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 8-Apr-2013



#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TCA9539RTWR	WQFN	RTW	24	3000	367.0	367.0	35.0	

PW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.



# RTW (S-PWQFN-N24)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View
Exposed Thermal Pad Dimensions


4206249-3/L 07/11

NOTES: A. All linear dimensions are in millimeters



# RTW (S-PWQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>