- Designed Specifically for High-Speed: Memory Decoders
   Data Transmission Systems
- Two Fully Independent 2- to 4-Line Decoders/Demultiplexers
- Schottky Clamped for High Performance

#### description

These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast-enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.

The circuit comprises two individual two-line to four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.


All of these decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and to simplify system design. The SN54LS139A and SN54S139 are characterized for operation range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The SN74LS139A and SN74S139A are characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

#### **FUNCTION TABLE**


INP	UTS		OUTPUTS						
ENABLE	SEL	ECT	COLPUIS						
G	В	Α	YO	Y1	Y2	Υ3			
Н	Х	Х	Н	Н	Н	Н			
Ļ	L	L	L	Н	Н	Н			
L	L	Н	Н	L	Н	Н			
L	н	L	н	н	L	Н			
L	Н	Н	Н	H	Н	L			

H = high level, L = low level, X = irrelevant

## SN54LS139A, SN54S139 . . . J OR W PACKAGE SN74LS139A, SN74S139A . . . D OR N PACKAGE (TOP VIEW)




# \$N54L\$139A, \$N54\$139 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

#### logic symbols (alternatives)†




<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.




### SN54LS139A, SN54S139, SN74LS139A, SN74S139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

#### logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1)
Input voltage: 'LS139A
54\$139, 74\$139A, 5.5 V
Operating free-air temperature range: SN54LS139A, SN54S13955°C to 125°C
SN74LS139A, SN74S139A 0° C to 70°C
Storage temperature range

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		SN54LS139A				SN74LS139A			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
$V_{IH}$	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.7			0.8	V	
ЮН	High-level output current			-0.4		-	-0.4	mA	
loL	Low-level output current			4			8	mA	
TA	Operating free-air temperature	- 55		125	0		70	ů	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIO	SI	154LS13	9A	SI	74LS13	89A	UNIT	
TANAMETER		TEST CONDITIO		MIN	TYP‡	MAX	MIN	TYP#	MAX	] ONII
VIK	V <sub>CC</sub> = MIN,	l <sub> </sub> = -18 mA				- 1.5			-1.5	V
Voн	$V_{CC} = MIN,$ $I_{OH} = -0.4 \text{ mA}$	V <sub>IH</sub> = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		٧
Vo	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	
VOL	VIL = MAX		IOL = 8 mA		<del> · · · · · · · · · · · · · · · · · ·</del>			0.35	0.5	٧
ti .	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V			=	0.1			0.1	mA
lін	VCC = MAX,	V <sub>1</sub> = 2.7 V	· · · · · · · · · · · · · · · · · · ·			20		***************************************	20	μА
I <sub>I</sub> L	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				-0.4			-0.4	mA
los <sup>§</sup>	$V_{CC} = MAX$			- 20	-	- 100	- 20		100	mA
<sup>l</sup> cc	V <sub>CC</sub> = MAX,	Outputs enable	ed and open		6.8	11		6.8	11	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$ (see Note 2)

PARAMETER¶	FROM ((NPUT)	TO (OUTPUT)	LEVELS OF DELAY	TEST CONDITIONS	1	SN54LS139A SN74LS139A											
		(00	OI DELA		MIN	TYP	MAX										
tPLH_			2			13	20	ns									
tPHL .	Binary		-			22	33	ns									
tPLH	Select	Any	3	D. 240 C 15 -F		18	29	ns									
<sup>t</sup> PHL						<u> </u>						3	$R_L = 2 k\Omega$ , $C_L = 15 pF$		25	38	ns
t <b>P</b> LH	Enable	Any	2			16	24	ns									
tPHL !	Lindbic					21	32	ns									

<sup>1</sup> tpLH = propagation delay time, low-to-high-level output

tphL = propagation delay time, high-to-low-level output NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 \,^{\circ}\text{C}$ .

Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

## SN54S139, SN74S139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLIERS

#### recommended operating conditions

		S	SN54S139			N74S13	9A	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
편	High-level output current			<b>– 1</b>		·	- 1	mA
<u>o</u>	Low-level output current		-	20			20	mΑ
TΑ	Operating free-air temperature	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TES'	T CONDITIONS†		SN54S139 SN74S139A					
	<u> </u>				MIN	TYP‡	MAX	1		
v <sub>IK</sub>	V <sub>CC</sub> = MIN,	lj = −18 mA					-1.2	V		
	VCC = MIN,	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,	SN54S'	2.5	3.4		v		
∨он	I <sub>OH</sub> = -1 mA			SN74S'	2.7	3.4		)		
VoL	V <sub>CC</sub> = MIN,	V <sub>!H</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,				0.5	V		
*OL	I <sub>OL</sub> = 20 mA						0.5			
i,	$V_{CC} = MAX$	$V_1 = 5.5 V$					1	mA		
liH .	V <sub>CC</sub> = MAX,	$V_1 = 2.7 \text{ V}$					50	μА		
I <sub>I</sub> ը	V <sub>CC</sub> = MAX,	$V_{  } = 0.5 V$					- 2	mA		
los §	V <sub>CC</sub> = MAX				-40		-100	mA		
<sup>l</sup> cc	V <sub>CC</sub> = MAX,	Outputs enable	ed and open			60	90	mA		

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{\ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$ (see Note 2)

PARAMETER¶	FROM {INPUT}	TO (OUTPUT)	LEVELS OF DELAY	TEST CO	NDITIONS	\$N54\$139 \$N74\$139A			UNIT	
	(INPO1)	(001701)	OF DELAY			MIN	TYP	MAX	}	
tPLH			2				5	7.5	ns	
<sup>t</sup> PHL	Binary		4	1			6.5	10	ns	
<sup>t</sup> PLH	Select	Any	3	] n 200 n	C 15 -5		7	12	ns	
<sup>t</sup> PHL				3	$R_L = 280 \Omega,$	C[ = 15 pr		8	12	ns
tPLH	Enable	A	4.			5	8	ns		
tPHL	Enable	Any	2				6.5	10	ns	

TtpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.





11-Apr-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
76007012A	(1) ACTIVE	LCCC	FK	20	1	(2) TBD	Call TI	(3) Call TI	-55 to 125	76007012A	
10001012A	ACTIVE	LOCC	TIX	20	,	100	Call 11	Call 11	-33 10 123	SNJ54LS 139AFK	Samples
7600701EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	-55 to 125	7600701EA SNJ54LS139AJ	Samples
7600701FA	ACTIVE	CFP	W	16	1	TBD	Call TI	Call TI	-55 to 125	7600701FA SNJ54LS139AW	Samples
7700401EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	-55 to 125	7700401EA SNJ54S139J	Samples
7700401FA	ACTIVE	CFP	W	16	1	TBD	Call TI	Call TI	-55 to 125	7700401FA SNJ54S139W	Samples
JM38510/30702B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30702B2A	Samples
JM38510/30702BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30702BEA	Samples
JM38510/30702BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30702BFA	Samples
JM38510/30702SEA	ACTIVE	CDIP	J	16	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30702SEA	Samples
JM38510/30702SFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30702SFA	Samples
M38510/30702B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30702B2A	Samples
M38510/30702BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30702BEA	Samples
M38510/30702BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30702BFA	Samples
M38510/30702SEA	ACTIVE	CDIP	J	16	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30702SEA	Samples
M38510/30702SFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30702SFA	Samples
SN54LS139AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS139AJ	Samples
SN54S139J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S139J	Samples



11-Apr-2013

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN74LS139AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS139A	Sample
SN74LS139ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS139A	Sample
SN74LS139ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS139A	Sample
SN74LS139ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS139A	Sample
SN74LS139ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS139A	Sample
SN74LS139ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS139A	Sample
SN74LS139AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS139AN	Sample
SN74LS139AN3	OBSOLETI	E PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74LS139ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS139AN	Sample
SN74LS139ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS139A	Sample
SN74LS139ANSRE4	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS139A	Sample
SN74LS139ANSRG4	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS139A	Sample
SN74S139AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S139A	Sample
SN74S139ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S139A	Sample
SN74S139ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S139A	Sample
SN74S139AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S139AN	Sample
SN74S139AN3	OBSOLETI	E PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74S139ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S139AN	Sample
SNJ54LS139AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76007012A SNJ54LS	Sample



www.ti.com

### PACKAGE OPTION ADDENDUM

11-Apr-2013

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
										139AFK	
SNJ54LS139AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600701EA SNJ54LS139AJ	Samples
SNJ54LS139AW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600701FA SNJ54LS139AW	Samples
SNJ54S139FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 139FK	Samples
SNJ54S139J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7700401EA SNJ54S139J	Samples
SNJ54S139W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7700401FA SNJ54S139W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.







11-Apr-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS139A, SN54LS139A-SP, SN74LS139A:

Catalog: SN74LS139A, SN54LS139A

• Military: SN54LS139A

• Space: SN54LS139A-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS139ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS139ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS139ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS139ANSR	SO	NS	16	2000	367.0	367.0	38.0

# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F16)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>