



TPS79101-EP, TPS79118-EP TPS79133-EP, TPS79147-EP

SGLS161A-APRIL 2003-REVISED JUNE 2008

ULTRALOW NOISE, HIGH PSRR, FAST RF, 100-mA LOW-DROPOUT LINEAR REGULATORS

FEATURES

www.ti.com

- 100-mA Low-Dropout Regulator With EN
- Available in 1.8-V, 3.3-V, 4.7-V, and Adjustable Versions
- High PSRR (70 dB at 10 kHz)
- Ultralow Noise (15 μV_{RMS})
- Fast Start-Up Time (63 μs)
- Stable With Any 1-μF Ceramic Capacitor
- Excellent Load/Line Transient
- Very Low Dropout Voltage (38 mV at Full Load, TPS79147)
- 5-Pin SOT23 (DBV) Package
- TPS792xx Provides EN Options

APPLICATIONS

- VCOs
- RF
- Bluetooth™, Wireless LAN

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C)
 Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- (1) Custom temperature ranges available

DESCRIPTION

The TPS791xx family of low-dropout (LDO) low-power linear voltage regulators features high power supply rejection ratio (PSRR), ultralow noise, fast start-up, and excellent line and load transient responses in a small outline, SOT23, package. Each device in the family is stable, with a small 1-μF ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (e.g., 38 mV at 100 mA, TPS79147). Each device achieves fast start-up times (approximately 63 µs with a 0.001-µF bypass capacitor) while consuming very low quiescent current (170 µA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 μA. The TPS79118 exhibits approximately 15 μV_{RMS} of output voltage noise with a 0.1-μF bypass capacitor. Applications with analog components that are noise sensitive, such as portable RF electronics, benefit from the high-PSRR and low-noise features as well as the fast response time.

ORDERING INFORMATION(1)

TJ	OUTPUT VOLTAGE	PACK	AGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	1.2 to 5.5 V			TPS79101DBVREP	PEUE
-40°C to 125°C	1.8 V	COT22 (DDV)	Reel of 3000	TPS79118DBVREP	PERE
-40°C to 125°C	3.3 V	SOT23 (DBV)		TPS79133DBVREP	PESE
	4.7 V			TPS79147DBVREP	PETE
–55°C to 125°C	3.3 V	SOT23 (DBV)	Reel of 250	TPS79133MDBVTEP	PIDM

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Bluetooth is a trademark of Bluetooth SIG, Inc..


⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.







ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		TPS79101, TPS79118, TPS79133, TPS79147			
Input voltage range ⁽²⁾		-0.3 V to 6 V			
Voltage range at EN	Voltage range at EN				
Voltage on OUT		-0.3 V to 6 V			
Peak output current		Internally limited			
ESD rating, HBM		2 kV			
ESD rating, CDM	500 V				
Continuous total power dissipation		See Dissipation Rating Table			
Operating virtual junction temperature range. T	All others	-40°C to 150°C			
Operating virtual-junction temperature range, T _J	TPS79133MDBVTEP	−55°C to 125°C			
Operating ambient temperature range, T _△	All others	-40°C to 120°C			
Operating ambient temperature range, 1 _A	TPS79133MBVTEP	−55°C to 125°C			
Storage temperature range, T _{stg}		−65°C to 150°C			
R _{eJC} ⁽³⁾	Low K	63.75°C/W			
LANC.	High K	63.75°C/W			
R _{0.J.A} (4)	Low K	256°C/W			
NeJA` ′	High K	178.3°C/W			

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽³⁾ The JEDEC low-K (1s) board design used to derive this data was a 3-inch x 3-inch, two-layer board with 2-ounce copper traces on top of the board.

⁽⁴⁾ The JEDEC high-K (2s2p) board design used to derive this data was a 3-inch x 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.



RECOMMENDED OPERATING CONDITIONS

		MI N	MA X	UNI T
Input voltage, V _I ⁽¹⁾		2.7	5.5	V
Continuous output current, I _O ⁽²⁾		0	100	mA
On arcting innetion temporature. T		-40	125	۰.
Operating junction temperature, T _J	TPS79133MBVTEP	-55	125	

- (1) To calculate the minimum input voltage for your maximum output current, use the following formula: V_I(min) = V_O(max) + VDO (max load)
- (2) Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.




Figure 1. TPS79133 Operating Life Derating Chart

SGLS161A-APRIL 2003-REVISED JUNE 2008



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, ($T_J = -40^{\circ}\text{C}$ to 125°C), $V_I = V_O(typ) + 1 \text{ V}$, $I_O = 1 \text{ mA}$, $\overline{\text{EN}} = 0 \text{ V}$, $C_o = 10 \mu F$, $C_o(byp) = 0.01 \mu F$ (unless otherwise noted)

PARAMETER		TEST COM	NDITIONS	MIN	TYP	MAX	UNIT
	TPS79101	$T_J = 25^{\circ}C$, 1.22 $V \le V_O \le 5.2$	2 V		Vo		
	11-3/9101	$0 \mu A < I_O < 100 \text{ mA}^{(1)}, 1.22$	V ≤ V _O ≤ 5.2 V	0.98 V _O		1.02 V _O	
	TPS79118	$T_J = 25^{\circ}C$			1.8		
Output voltage	173/9110	$0 \mu A < I_O < 100 \text{ mA}, 2.8 \text{ V} <$	V _I < 5.5 V	1.764		1.836	V
Output voitage	TPS79133	$T_J = 25^{\circ}C$			3.3		V
	11-3/9133	$0 \mu A < I_O < 100 \text{ mA}, 4.3 \text{ V} <$	V _I < 5.5 V	3.234		3.366	
	TPS79147	$T_J = 25^{\circ}C$			4.7		
	11 37 3147	$0 \mu A < I_O < 100 \text{ mA}, 5.2 \text{ V} < 100 \text{ mA}$	V _I < 5.5 V	4.606		4.794	
Quiescent current (GND curr	Outlineast (CND summet)		$0 \mu A < I_O < 100 \text{ mA}, T_J = 25^{\circ}\text{C}$				
Quiescent current (GND curr	ent)	$0 \mu A < I_0 < 100 \text{ mA}$				250	μΑ
Load regulation		$0 \mu A < I_O < 100 \text{ mA}, T_J = 25$		5		mV	
Output voltage line regulation) (A\/_/\/_) ⁽²⁾	$V_{O} + 1 V < V_{I} \le 5.5 V, T_{J} = 2$		0.05		%/V	
Output voltage line regulation	Ι (ΔνΟ/νΟ)	$V_{O} + 1 \ V < V_{I} \le 5.5 \ V$				0.12	707 V
			$C_{(byp)} = 0.001 \mu F$		32		
Output noise voltage (TPS79	1118\	BW = 100 Hz to 100 kHz,	$C_{(byp)} = 0.0047 \ \mu F$		17		\/
Output hoise voltage (17378	1110)	$I_{O} = 100 \text{ mA}, T_{J} = 25^{\circ}\text{C}$	$C_{(byp)} = 0.01 \mu F$		16		μV_{RMS}
			$C_{(byp)} = 0.1 \mu F$		15		
		D 00 0 00 4 5	$C_{(byp)} = 0.001 \mu F$		53		
Time, start-up (TPS79133)		R_L 33 Ω, CO = 1 μF, T_L = 25°C	$C_{(byp)} = 0.0047 \ \mu F$		67		μs
		1,0 = 0	$C_{(byp)} = 0.01 \mu F$		98		
Output current limit		$V_{O} = 0 \ V^{(1)}$	285		600	mA	
UVLO threshold		V _{CC} rising	2.25		2.65	V	
UVLO hysteresis		$T_J = 25$ °C, V_{CC} rising		100		mV	

The minimum IN operating voltage is 2.7 V or V_O(typ) + 1 V, whichever is greater. The maximum IN voltage is 5.5 V. The maximum output current is 100 mA. If $V_O \le 1.8 \text{ V}$ then $V_{Imin} = 2.7 \text{ V}$, $V_{Imax} = 5.5 \text{ V}$:

Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{lmax} - 2.7 V)}{100} \times 1000$$

If
$$V_O \ge 2.5$$
 V then $V_{Imin} = V_O + 1$ V, $V_{Imax} = 5.5$ V:
Line regulation (mV) = $(\%/V) \times \frac{V_O(V_{Imax} - (V_O + 1 V))}{100} \times 1000$



ELECTRICAL CHARACTERISTICS (continued)


over recommended operating free-air temperature range, ($T_J = -40^{\circ}C$ to 125°C), $V_I = V_O(typ) + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_o = 10$ μF , $C_o(byp) = 0.01$ μF (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Standby current		$\overline{EN} = V_1, 2.7 \text{ V} < V_1 < 5.5 \text{ V}$		0.07	1	μΑ	
High-level enable input voltage	е	2.7 V < V _I < 5.5 V	2			V	
Low-level enable input voltage)	2.7 V < V _I < 5.5 V			0.7	V	
Input current (EN)		$\overline{EN} = V_I$	-1		1	μΑ	
		$f = 100 \text{ Hz}, T_J = 25^{\circ}\text{C}, I_O = 10 \text{ mA}$		80			
	TPS79118	f = 100 Hz, T _J = 25°C, I _O = 100 mA		75			
		f = 10 kHz, T _J = 25°C, I _O = 100 mA		72			
Dower aunaly rinals rejection		f = 100 kHz, T _J = 25°C, I _O = 100 mA		45		dB	
Power supply ripple rejection	TPS79133	f = 100 Hz, T _J = 25°C, I _O = 10 mA		70		ub	
		f = 100 Hz, T _J = 25°C, I _O = 100 mA		75			
		$f = 10 \text{ kHz}, T_J = 25^{\circ}\text{C}, I_O = 100 \text{ mA}$		73			
		f = 100 kHz, T _J = 25°C, I _O = 100 mA		37			
	TDC70122	I _O = 100 mA, T _J = 25°C		50			
Dana and analysis (3)	TPS79133	I _O = 100 mA			90	m)/	
Dropout voltage ⁽³⁾	TD070447	I _O = 100 mA, T _J = 25°C		38		mV	
	TPS79147	I _O = 100 mA		70			


⁽³⁾ IN voltage equals V_O(typ) – 100 mV. The TPS79118 dropout voltage is limited by the input voltage range limitations.



FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION



FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION




TERMINAL FUNCTIONS

	TERMINAL		TERMINAL			DESCRIPTION
NAME	ADJ	FIXED	I/O	DESCRIPTION		
BYPASS	4	4		An external bypass capacitor, connected to this terminal, in conjunction with an internal resistor, creates a low-pass filter to further reduce regulator noise.		
EN	3	3	I	The $\overline{\text{EN}}$ terminal is an input which enables or shuts down the device. When $\overline{\text{EN}}$ is a logic high, the device will be in shutdown mode. When $\overline{\text{EN}}$ is a logic low, the device will be enabled.		
FB	5	N/A	I	This terminal is the feedback input voltage for the adjustable device.		
GND	2	2		Regulator ground		
IN	1	1	I	The IN terminal is the input to the device.		
OUT	6	5	0	The OUT terminal is the regulated output of the device.		





TYPICAL CHARACTERISTICS

TPS79133



OUTPUT VOLTAGE vs **OUTPUT CURRENT** 3.303 V_I = 4.3 V $C_0 = 10 \mu F$ 3.302 $T_J = 25^{\circ} C$ V_O - Output Voltage - V 3.301 3.3 3.299 3.298 3.297 0 40 60 100 IO - Output Current - mA








Figure 6.

TPS79118

Figure 3.





Figure 7.


TPS79133


TPS79118

OUTPUT SPECTRAL NOISE DENSITY

Figure 5.
TPS79118
OUTPUT SPECTRAL NOISE DENSITY
vs
FREQUENCY











TYPICAL CHARACTERISTICS (continued)






TYPICAL CHARACTERISTICS (continued)





TYPICAL CHARACTERISTICS (continued)







Figure 28.



TPS79133

LOAD TRANSIENT RESPONSE

V₁ = 4.3 V
C₀ = 10 µF

V₁ = 4.3 V
C₀ = 10 µF

100
0 50 100 150 200 250 300 350 400 450 500
t - Time - µs

Figure 29.

TPS79118
TYPICAL REGIONS OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)




Figure 30.

TPS79118
TYPICAL REGIONS OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)




Figure 31.

TPS79118
TYPICAL REGIONS OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)




Figure 32.



APPLICATION INFORMATION

The TPS791xx family of low-dropout (LDO) regulators have been optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (170 μ A typically), and enable-input to reduce supply currents to less than 1 μ A when the regulator is turned off.

A typical application circuit is shown in Figure 33.




Figure 33. Typical Application Circuit

External Capacitor Requirements

A $0.1-\mu F$ or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS791xx, is required for stability and to improve transient response, noise rejection, and ripple rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS791xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 1 μ F. Any 1- μ F or larger ceramic capacitor is suitable. The device is also stable with a 0.47- μ F ceramic capacitor with at least 75 m Ω of ESR.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS791xx has a BYPASS pin which is connected to the voltage reference through a 250-k Ω internal resistor. The 250-k Ω internal resistor, in conjunction with an external bypass capacitor connected to the BYPASS pin, creates a low pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the BYPASS pin must be at a minimum because any leakage current creates an IR drop across the internal resistor thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current.

For example, the TPS79118 exhibits approximately 15 μV_{RMS} of output voltage noise using a 0.1- μF ceramic bypass capacitor and a 1- μF ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 250 k Ω resistor and external capacitor.

Board Layout Recommendation To Improve PSRR And Noise Performance

To improve ac measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.



Power Dissipation and Junction Temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$
(1)

Where:

T_Jmax is the maximum allowable junction temperature.

 $R_{\theta,JA}$ is the junction-to-ambient thermal resistance for the package (see the dissipation rating table).

 T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$
(2)

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.

Programming the TPS79101 Adjustable LDO Regulator

The output voltage of the TPS79101 adjustable regulator is programmed using an external resistor divider as shown in Figure 34. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{3}$$

Where:

 $V_{ref} = 1.2246 \text{ V typ (the internal reference voltage)}$

Resistors R1 and R2 should be chosen for approximately 50- μ A divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistor values should be avoided as leakage current into/out of FB across R1/R2 creates an offset voltage that artificially increases/decreases the feedback voltage and thus erroneously decreases/increases V_0 . The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at 50 μ A, C1 = 15 pF for stability, and then calculate R1 using:


$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{4}$$

In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB. For voltages <1.8 V, the value of this capacitor should be 100 pF. For voltages > 1.8 V, the approximate value of this capacitor can be calculated as:

C1 =
$$\frac{(3 \times 10^{-7}) \times (R1 + R2)}{(R1 \times R2)}$$
 (5)

The suggested value of this capacitor for several resistor ratios is shown in the table below. If this capacitor is not used (such as in a unity-gain configuration) or if an output voltage < 1.8 V is chosen, then the minimum recommended output capacitor is $2.2 \, \mu F$ instead of $1 \, \mu F$.





OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	C1
2.5 V	31.6 kΩ	30.1 kΩ	22 pF
3.3 V	51 kΩ	30.1 kΩ	15 pF
3.6 V	59 kΩ	30.1 kΩ	15 pF

Figure 34. TPS79101 Adjustable LDO Regulator Programming

Regulator Protection

The TPS791xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS791xx features internal current limiting and thermal protection. During normal operation, the TPS791xx limits output current to approximately 400 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package or the absolute maximum voltage ratings of the device. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140°C, regulator operation resumes.





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TPS79101DBVREP	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUE	Samples
TPS79118DBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PERE	Samples
TPS79133DBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESE	Samples
TPS79133MDBVTEP	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PIDM	Samples
TPS79147DBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETE	Samples
V62/03644-01YE	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUE	Samples
V62/03644-02XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PERE	Samples
V62/03644-03XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESE	Samples
V62/03644-04XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETE	Samples
V62/03644-05XE	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PIDM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.





11-Apr-2013

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS79101-EP, TPS79118-EP, TPS79133-EP, TPS79147-EP:

Catalog: TPS79101, TPS79118, TPS79133, TPS79147

Automotive: TPS79101-Q1, TPS79118-Q1, TPS79133-Q1, TPS79147-Q1

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Mar-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79101DBVREP	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS79118DBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS79133DBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS79133MDBVTEP	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS79147DBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3

www.ti.com 21-Mar-2013



*All dimensions are nominal

7 til dillionorono dio mornina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79101DBVREP	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS79118DBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS79133DBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS79133MDBVTEP	SOT-23	DBV	5	250	182.0	182.0	20.0
TPS79147DBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>