SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

- Qualified for Automotive Applications
- Rail-To-Rail Output
- Wide Bandwidth . . . 3 MHz
- High Slew Rate ... 2 .4 V/μs
- Supply Voltage Range . . . 2.7 V to 16 V
- Supply Current . . . 550 μA/Channel
- Input Noise Voltage . . . 39 nV/√Hz
- Input Bias Current . . . 1 pA
- Specified Temperature Range -40°C to 125°C . . . Automotive Grade
- Ultrasmall Packaging
 5-Pin SOT-23 (TLV271)
- Ideal Upgrade for TLC27x Family

description

The TLV27x takes the minimum operating supply voltage down to 2.7 V over the extended automotive temperature range while adding the rail-to-rail output swing feature. This makes it an ideal alternative to the TLC27x family for applications where rail-to-rail output swings are essential. The TLV27x also provides 3-MHz bandwidth from only 550 μ A.

Like the TLC27x, the TLV27x is fully specified for 5-V and \pm 5-V supplies. The maximum recommended supply voltage is 16 V, which allows the devices to be operated from a variety of rechargeable cells (\pm 8 V supplies down to \pm 1.35 V).

The CMOS inputs enable use in high-impedance sensor interfaces, with the lower voltage operation making an attractive alternative for the TLC27x in battery-powered applications.

The 2.7-V operation makes it compatible with Li-Ion powered systems and the operating supply voltage range of many micropower microcontrollers available today including Texas Instruments MSP430.

DEVICE	V _{DD} (V)	V _{IO} (μV)	lq/Ch (μ A)	I _{IB} (pA)	GBW (MHz)	SR (V/μs)	SHUTDOWN	RAIL- TO- RAIL	SINGLES/DUALS/QUADS
TLV27x	2.7–16	500	550	1	3	2.4	—	0	S/D/Q
TLC27x	3–16	1100	675	1	1.7	3.6	—		S/D/Q
TLV237x	2.7–16	500	550	1	3	2.4	Yes	I/O	S/D/Q
TLC227x	4–16	300	1100	1	2.2	3.6	—	0	D/Q
TLV246x	2.7–6	150	550	1300	6.4	1.6	Yes	I/O	S/D/Q
TLV247x	2.7–6	250	600	2	2.8	1.5	Yes	I/O	S/D/Q
TLV244x	2.7–10	300	725	1	1.8	1.4	_	0	D/Q

SELECTION OF SIGNAL AMPLIFIER PRODUCTS†

[†] Typical values measured at 5 V, 25°C




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Operational Amplifier



SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

FAMILY PACKAGE TABLE[†]

251//05	NUMBER OF		PACKAG	UNIVERSAL		
DEVICE	CHANNELS	SOIC	SOT-23	TSSOP	MSOP §	EVM BOARD
TLV271	1	8	5	_	_	See the EVM
TLV272	2	8	—	_	8	Selection Guide
TLV274	4	14	—	14	-	(SLOU060)

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

§ Product Preview

TLV271 AVAILABLE OPTIONS

		P	ACKAGED DEVICES		
T _A	V _{IO} MAX AT 25°C	SMALL OUTLINE	SOT-23		
	20 0	(D)	(DBV)	SYMBOL	
-40°C to 125°C	5 mV	TLV271QDRQ1	TLV271QDBVRQ1	271Q	

TLV272 AVAILABLE OPTIONS

		F	PACKAGED DEVICES		
T _A	V _{IO} MAX AT 25°C	SMALL OUTLINE MSOP			
	100	(D)	(DGK)	SYMBOL	
-40°C to 125°C	5 mV	TLV272QDRQ1	TLV272QDGKRQ1 [†]		

[†] Product Preview

TLV274 AVAILABLE OPTIONS

		PACKAGEI	DEVICES
T _A	V _{IO} MAX AT 25°C	SMALL OUTLINE (D)	TSSOP (PW)
-40°C to 125°C	5 mV	TLV274QDRQ1	TLV274QPWRQ1




-10 🖽 3IN+

9 🖽 3IN –

8 🖽 30UT

SGLS275A - OCTOBER 2004 - REVISED JUNE 2008



TLV27x PACKAGE PINOUTS⁽¹⁾

NC – No internal connection (1) SOT–23 may or may not be indicated

TYPICAL PIN 1 INDICATORS


2IN+ 🗖

2IN-

20UT 🗖

5

6





SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1) Differential input voltage, V _{ID}	
Input voltage range, V_{I} (see Note 1)	
Input current range, I	±10 mA
Output current range, I _O	±100 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 125°C
Maximum junction temperature, T _J	150°C
Storage temperature range, T _{sto}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND.

DISSIPATION RATING TABLE									
PACKAGE	θ _{JC} (°C/W)	$\begin{array}{ll} \theta_{JA} & T_A \leq 25^\circ C & T_A = 25^\circ C \\ (^\circ C/W) & POWER \ RATING & POWER \ RAT \end{array}$							
D (8)	38.3	176	710 mW	396 mW					
D (14)	26.9	122.3	1022 mW	531 mW					
DBV (5)	55	324.1	385 mW	201 mW					
DGK (8)	54.23	259.96	481 mW	250 mW					
PW (14)	29.3	173.6	720 mW	374 mW					

DISSIPATION RATING TABLE

recommended operating conditions

		MIN	MAX	UNIT
	Single supply	2.7	16	v
Supply voltage, V _{DD}	Split supply	±1.35	±8	v
Common-mode input voltage range, VICR		0	V _{DD} -1.35	V
Operating free-air temperature, T _A	Q-suffix	-40	125	°C



SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V, and 15 V (unless otherwise noted)

dc performance

	PARAMETER	TEST CONDI	TIONS	T _A †	MIN	TYP	MAX	UNIT
				25°C		0.5	5	
V _{IO}	Input offset voltage	$V_{IC} = V_{DD}/2,$ $R_{I} = 10 \text{ k}\Omega,$	$V_{O} = V_{DD}/2,$ $R_{S} = 50 \Omega$	Full range			7	mV
α _{VIO}	Offset voltage drift	$H_{L} = 10 \text{ ksz},$	115 - 50 22	25°C		2		μV/°C
		$V_{IC} = 0$ to $V_{DD} - 1.35V$,	V 07V	25°C	53	70		
		Pection ratio $V_{IC} = 0 \text{ to } V_{DD} - 1.35V,$ $N_{S} = 50 \Omega$ $V_{IC} = 0 \text{ to } V_{DD} - 1.35V,$ $V_{IC} = 0 \text{ to } V_{DD} - 1.35V,$	V _{DD} = 2.7 V	Full range	54			
			$V_{IC} = 0$ to $V_{DD} - 1.35V$,	25°C	58	80		-10
CMRR	Common-mode rejection ratio		$V_{DD} = 5 V$	Full range	57			dB
			V 45.V	25°C	67	85		
		$R_{S} = 50 \Omega$	V _{DD} = 15 V	Full range	66			
				25°C	95	106		
			V _{DD} = 2.7 V	Full range	76			
	Large-signal differential voltage	$V_{O(PP)} = V_{DD}/2,$		25°C	80	110		-10
A _{VD} amplification	amplification	$R_L = 10 k\Omega$	$V_{DD} = 5 V$	Full range	82			dB
				25°C	77	115		
			V _{DD} = 15 V	Full range	79			

[†] Full range is -40°C to 125°C. If not specified, full range is -40°C to 125°C.

input characteristics

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT
	have the standard second second		25°C	1	60	
IIO	Input offset current	$V_{DD} = 15 V$, $V_{IC} = V_{DD}/2$,	125°C		1000	рА
		$V_O = V_{DD}/2$, $R_S = 50 \Omega$	25°C	1	60	
I _{IB}	Input bias current		125°C		1000	рА
r _{i(d)}	Differential input resistance		25°C	1000		GΩ
CIC	Common-mode input capacitance	f = 21 kHz	25°C	8		pF



SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V, and 15 V (unless otherwise noted)

output characteristics

	PARAMETER	TEST CONDITION	S	T _A †	MIN	ТҮР	MAX	UNIT
				25°C	2.55	2.58		
			V _{DD} = 2.7 V	Full range	2.48			
			V 5.V	25°C	4.9	4.93		
		$V_{IC} = V_{DD}/2$, $I_{OH} = -1$ mA	$V_{DD} = 5 V$	Full range	4.85			
			V 45.V	25°C	14.92	14.96		
· ·	Link laval autout value as		V _{DD} = 15 V	Full range	14.9			
V _{OH}	V _{OH} High-level output voltage		N 07V	25°C	1.88	2.1		V
			V _{DD} = 2.7 V	Full range	1.42			
		V _{IC} = V _{DD} /2, I _{OH} = -5 mA	V - 5 V	25°C	4.58	4.68		
		$v_{IC} = v_{DD}/2$, $v_{OH} = -5$ mA	$ \begin{array}{c c} V_{DD} = 5 \ V & \\ \hline Full range & 4.44 \\ \\ V_{DD} = 15 \ V & \\ \hline Full range & 14.6 \end{array} $					
			V - 15 V	D = 15 V 25°C Full range	14.7	14.8		
			$v_{DD} = 15 v$	Full range	14.6			
			V _{DD} = 2.7 V	25°C		0.1	0.15	v
				Full range			0.22	
		$V_{IC} = V_{DD}/2$, $I_{OL} = 1$ mA	V _{DD} = 5 V V _{DD} = 15 V	25°C		0.05	0.1	
				Full range			0.15	
				25°C		0.05	0.08	
V _{OL}	Low-level output voltage		v _{DD} = 15 v	Full range			0.1	
VOL	Low-level output voltage		V _{DD} = 2.7 V	25°C		0.5	0.7	
			v _{DD} = 2.7 v	Full range			1.15	
		$V_{IC} = V_{DD}/2$, $I_{OL} = 5 \text{ mA}$	V _{DD} = 5 V	25°C		0.28	0.4	
		$V_{1C} = V_{DD/2}, V_{C} = 3 \text{ mA}$	VDD = 5 V	Full range			0.54	
			V _{DD} = 15 V	25°C		0.19	0.3	
			VDD = 15 V	Full range			0.35	
		V_{O} = 0.5 V from rail, V_{DD} = 2.7 V	Positive rail	25°C		4		
			Negative rail	25°C		5		
			Positive rail	25°C		7		m 4
I _O	Output current	$V_{O} = 0.5 V$ from rail, $V_{DD} = 5 V$	Negative rail	25°C		8		mA
			Positive rail	25°C		13		
		V_{O} = 0.5 V from rail, V_{DD} = 15 V	Negative rail	25°C		12		

[†] Full range is -40°C to 125°C. If not specified, full range is -40°C to 125°C.
[‡] Depending on package dissipation rating



SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V, and 15 V (unless otherwise noted) (continued)

power supply

PARAMETER		TEST COND	T _A †	MIN	TYP	MAX	UNIT	
			V _{DD} = 2.7 V	25°C		470	560	
L - Supply current (per channel)	V V 10	$V_{DD} = 5 V$	25°C		550	660		
'DD	I _{DD} Supply current (per channel)	$V_{O} = V_{DD}/2$	V 15 V	25°C		750	900	μA
			V _{DD} = 15 V	Full range			1200	
0000	Supply voltage rejection ratio	$V_{\rm DD} = 2.7 \text{V}$ to 15 V,	$V_{IC} = V_{DD}/2$,	25°C	70	80		-10
PSRR	$(\Delta V_{DD} / \Delta V_{IO})$	No load		Full range	65			dB

[†] Full range is –40°C to 125°C. If not specified, full range is –40°C to 125°C.

dynamic performance

	PARAMETER	TEST COND	TEST CONDITIONS					UNIT
	Linder and the second stable		V _{DD} = 2.7 V	25°C		2.4		N 41 1-
UGBW	Unity gain bandwidth	$R_L = 2 k\Omega$, $C_L = 10 pF$	$V_{DD} = 5 V$ to 15 V	25°C		3		MHz
			N 0.7.V	25°C	1.4	2.1		Mare
			V _{DD} = 2.7 V	Full range	1			V/μs
0.0	Slew rate at unity gain	$V_{O(PP)} = V_{DD}/2,$ $C_L = 50 \text{ pF, } R_L = 10 \text{ k}\Omega,$	N 5.V	25°C	1.4	2.4		Mare
SR			$V_{DD} = 5 V$	Full range	1.2			V/μs
			V 45.V	25°C	1.9	2.1		V/µs
			V _{DD} = 15 V	Full range	1.4			
φm	Phase margin	$R_L = 2 k\Omega$	$C_L = 10 \text{ pF}$	25°C		65		0
	Gain margin	$R_L = 2 k\Omega$	$C_L = 10 \text{ pF}$	25°C		18		dB
t _s Settl	O a Million of Kings	$\begin{split} V_{DD} &= 2.7 \ V, \\ V_{(STEP)PP} &= 1 \ V, \ A_V = -1, \\ C_L &= 10 \ pF, \ R_L = 2 \ k\Omega \end{split}$	0.1%	0500		2.9		_
	Settling time	$ \begin{array}{l} V_{DD} = 5 \ V, \ 15 \ V, \\ V_{(STEP)PP} = 1 \ V, \ A_V = -1, \\ C_L = 47 \ pF, \ R_L = 2 \ k\Omega \end{array} $	0.1%	- 25°C		2		μs

[†] Full range is -40°C to 125°C. If not specified, full range is -40°C to 125°C.

noise/distortion performance

	PARAMETER	TEST CONDI	Τ _Α	MIN	TYP	МАХ	UNIT	
THD + N	Total harmonic distortion plus noise	V _{DD} = 2.7 V,	$A_V = 1$			0.02%		
		$V_{O(PP)} = V_{DD}/2 V,$	A _V = 10	25°C		0.05%		
		$R_L = 2 k\Omega$, f = 10 kHz	A _V = 100			0.18%		
		$V_{DD} = 5 V, \pm 5 V,$ $V_{O(PP)} = V_{DD}/2 V,$	$A_V = 1$			0.02%		
			A _V = 10	25°C		0.09%		
		$R_L = 2 k\Omega$, f = 10K	A _V = 100			0.5%		
		f = 1 kHz		0.500		39		
V _n	Equivalent input noise voltage	f = 10 kHz	25°C		35		nV/√Hz	
I _n	Equivalent input noise current	f = 1 kHz	25°C		0.6		fA/√Hz	



TLV271-Q1, TLV272-Q1, TLV274-Q1 FAMILY OF 550-μA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS SGLS275A – OCTOBER 2004 – REVISED JUNE 2008

TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
CMRR	Common-mode rejection ratio	vs Frequency	1
	Input bias and offset current	vs Free-air temperature	2
V _{OL}	Low-level output voltage	vs Low-level output current	3, 5, 7
V _{OH}	High-level output voltage	vs High-level output current	4, 6, 8
V _{O(PP)}	Peak-to-peak output voltage	vs Frequency	9
I _{DD}	Supply current	vs Supply voltage	10
PSRR	Power supply rejection ratio	vs Frequency	11
A _{VD}	Differential voltage gain & phase	vs Frequency	12
	Gain-bandwidth product	vs Free-air temperature	13
		vs Supply voltage	14
SR	Slew rate	vs Free-air temperature	15
φ _m	Phase margin	vs Capacitive load	16
V _n	Equivalent input noise voltage	vs Frequency	17
	Voltage-follower large-signal pulse response		18, 19
	Voltage-follower small-signal pulse response		20
	Inverting large-signal response		21, 22
	Inverting small-signal response		23
	Crosstalk	vs Frequency	24



SGLS275A - OCTOBER 2004 - REVISED JUNE 2008


TYPICAL CHARACTERISTICS




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

TYPICAL CHARACTERISTICS




1 M




NSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

TYPICAL CHARACTERISTICS







VOLTAGE-FOLLOWER LARGE-SIGNAL



INVERTING LARGE-SIGNAL RESPONSE




VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE






INVERTING LARGE-SIGNAL RESPONSE





SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

TYPICAL CHARACTERISTICS



APPLICATION INFORMATION

driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output decreases the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series (R_{NULL}) with the output of the amplifier, as shown in Figure 25. A minimum value of 20 Ω should work well for most applications.




Figure 25. Driving a Capacitive Load




SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

APPLICATION INFORMATION

offset voltage

The output offset voltage (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:





general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 27).





Figure 27. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For the best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.







SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high performance of the TLV27x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
 is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series
 inductance has been minimized. To realize this, the circuit layout should be made as compact as possible,
 thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of
 the amplifier. Its length should be kept as short as possible. This helps to minimize stray capacitance at the
 input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.



SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 29 and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{MAX}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}\right)$$

Where:

P_D = Maximum power dissipation of TLV27x IC (watts)


T_{MAX} = Absolute maximum junction temperature (150°C)

T_A = Free-ambient air temperature (°C)

$$\theta_{JA} = \theta_{JC} + \theta_{CA}$$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)






Figure 29. Maximum Power Dissipation vs Free-Air Temperature



SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$ Release 9.1, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 2) and subcircuit in Figure 30 are generated using TLV27x typical electrical and operating characteristics at $T_A = 25^{\circ}$ C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit
- NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits,* SC-9, 353 (1974).




Figure 30. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
TLV271QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	271Q	Samples
TLV271QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T271Q1	Samples
TLV271QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T271Q1	Samples
TLV272QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T272Q1	Samples
TLV272QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T272Q1	Samples
TLV274QDRG4Q1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV274Q1	Samples
TLV274QDRQ1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV274Q1	Samples
TLV274QPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV274Q	Samples
TLV274QPWRQ1	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	TLV274Q	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

24-Jan-2013

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV271-Q1, TLV272-Q1, TLV274-Q1 :

• Catalog: TLV271, TLV272, TLV274

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV271QDBVRQ1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV274QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV271QDBVRQ1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV274QPWRG4Q1	TSSOP	PW	14	2000	367.0	367.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-178 Variation AA.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated