

www.ti.com SLAS628-MARCH 2009



# 18-BIT, 1-MSPS, PSEUDO-BIPOLAR DIFFERENTIAL SAR ADC WITH ON-CHIP ADC DRIVER (OPA) AND 4-CHANNEL DIFFERENTIAL MULTIPLEXER

#### **FEATURES**

- 1.0-MHz Sample Rate, Zero Latency at Full Speed
- 18-Bit Resolution
- Supports Pseudo-Bipolar Differential Input Range: -4 V to +4 V with 2-V Common-Mode
- Built-In Four Channel, Differential Ended Multiplexer; with Channel Count Selection and Auto/Manual Mode
- On-Board Differential ADC Driver (OPA)
- Buffered Reference Output to Level Shift Bipolar ±4-V Input with External Resistance Divider
- Reference/2 Output to Set Common-Mode for External Signal Conditioner
- 18-/16-/8-Bit Parallel Interface
- SNR: 98.4dB Typ at 2-kHz I/P
- THD: -119dB Typ at 2-kHz I/P
- Power Dissipation: 331.25 mW at 1 MSPS Including ADC Driver
- Internal Reference
- Internal Reference Buffer
- 64-Pin QFN Package

#### **APPLICATIONS**

- Medical Imaging/CT Scanners
- Automated Test Equipment
- High-Speed Data Acquisition Systems
- High-Speed Closed-Loop Systems

#### DESCRIPTION

The ADS8284 is a high-performance analog system-on-chip (SoC) device with an 18-bit, 1-MSPS A/D converter, 4-V internal reference, an on-chip ADC driver (OPA), and a 4-channel differential multiplexer. The channel count of the multiplexer and auto/manual scan modes of the device are user selectable.

ADS8284

The ADC driver is designed to leverage the very high noise performance of the differential ADC at optimum power usage levels.

The ADS8284 outputs a buffered reference signal for level shifting of a  $\pm 4$ -V bipolar signal with an external resistance divider. A  $V_{ref}/2$  output signal is available to set the common-mode of a signal conditioning circuit. The device also includes an 18-/16-/8-bit parallel interface.

The ADS8284 is available in a 9 mm x 9 mm, 64-pin QFN package and is characterized from -40°C to 85°C.


#### HIGH-SPEED SAR CONVERTER FAMILY

TYPE/SPEED	500 kHz	~600 kHz	750 kHz	1 MHz	1.25 MHz	2 MHz	3 MHz	4MHz
18-Bit Pseudo-Diff	ADS8383	ADS8381		ADS8481				
To-Bit FSeudo-Dill		ADS8380 (s)						
18-Bit Pseudo-Bipolar, Fully Diff		ADS8382 (s)		ADS8284	ADS8484			
16-Bit Pseudo-Bipolar, Fully Dill				ADS8482				
	ADS8327	ADS8370 (s)	ADS8371	ADS8471	ADS8401	ADS8411		
16-Bit Pseudo-Diff	ADS8328				ADS8405	ADS8410 (s)		
	ADS8319							
16-Bit Pseudo-Bipolar, Fully Diff	ADS8318	ADS8372 (s)		ADS8472	ADS8402	ADS8412		ADS8422
то-ык Fseudo-ырогаг, Fully Dill				ADS8254	ADS8406	ADS8413 (s)		
14-Bit Pseudo-Diff					ADS7890 (s)		ADS7891	
12-Bit Pseudo-Diff				ADS7886		ADS7883		ADS7881



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.









These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION<sup>(1)</sup>

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES AT RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY											
ADS8284IB	±2.5	+1.5/–1					ADS8284IBRGCT	250											
AD36264IB	±2.5	+1.5/-1			10	10	10	10	10	10	10	10	10	10	10	64-pin QFN	RGC	−40°C to	ADS8284IBRGCR
ADS8284I	±4.5	+1.5/–1		04-piii QFN	RGC	85°C	ADS8284IRGCT	250											
AD362641	±4.5	+1.5/-1	18				ADS8284IRGCR	2000											

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

	·	VALUE	UNIT
CH(i) to AGND (both P and M i	nputs)	VEE-0.3 to VCC + 0.3	V
VCC to VEE		-0.3 to 18	V
+VA to AGND		-0.3 to 7	V
+VBD to BDGND		-0.3 to 7	V
ADC control digital input voltag	e to GND	-0.3 to (+VBD + 0.3)	V
ADC control digital output to G	ND	-0.3 to (+VBD + 0.3)	V
Multiplexer control digital input	voltage to GND	-0.3 to (+VA + 0.3)	V
Power control digital input volta	ge to GND	-0.3 to (+VCC + 0.3)	V
Operating temperature range		-40 to 85	°C
Storage temperature range		-65 to 150	°C
Junction temperature (T <sub>J</sub> max)		150	°C
OFN poekees	Power dissipation	(T <sub>J</sub> Max–T <sub>A</sub> )/ θJA	
QFN package	θJA Thermal impedance	86	°C/W
l   t t	Vapor phase (60 sec)	215	°C
Lead temperature, soldering	Infrared (15 sec)	220	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SLAS628-MARCH 2009 www.ti.com



#### **SPECIFICATIONS**

 $T_A = -40$  °C to 85 °C, VCC = 5 V, VEE = -5 V, +VA = 5 V, +VBD = 5 V or 3.3 V,  $V_{ref} = 4$  V,  $f_{SAMPLE} = 1$  MSPS (unless otherwise noted)

PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG INPUT							
Full-scale input voltage at m	nultiplexer input <sup>(1)</sup>	CH(i)P-CH(i)M	-V <sub>ref</sub>		$V_{ref}$	V	
Absolute input range at mul	tiplexer input	CH (i)	-0.2		$V_{ref}$ + 0.2	V	
Input common-mode voltage	е	[CH(i)P + CH(i)M] /2	(V <sub>ref</sub> )/2 - 0.2	(V <sub>ref</sub> )/2	(V <sub>ref</sub> )/2 + 0.2	V	
SYSTEM PERFORMANCE							
Resolution				18		Bits	
	ADS8284IB		18				
No missing codes	ADS8284I		18			Bits	
	ADS8284IB		-2.5	±1.25	2.5	(=)	
Integral linearity (2)	ADS8284I		-4.5	±1.5	4.5	LSB (3)	
	ADS8284IB		-1	±0.6	1.5		
Differential linearity	ADS8284I	At 18-bit level	-1	±0.6	1.5	LSB <sup>(3)</sup>	
	ADS8284IB		-0.5	±0.05	0.5		
Offset error	ADS8284I		-0.5	±0.05	0.5	mV	
	ADS8284IB		-0.1	±0.025	0.1		
Gain error <sup>(4)</sup>	ADS8284I	External reference	-0.1	±0.025	0.1	%FS	
DC power supply rejection ratio		At 3FFF0 <sub>H</sub> output code. For +VA or VCC, VEE variation of 0.5 V individually	-0.1	80	0.1	dB	
SAMPLING DYNAMICS							
		+VBD = 5 V		625	650	ns	
Conversion time		+VDB = 3 V		625	650	ns	
		+VBD = 5 V	320	350		ns	
Acquisition time		+VDB = 3 V	320	350			
Maximum throughput rate			020		1.0	MHz	
Aperture delay				4	-	ns	
Aperture jitter				5		ps	
· + - · · · · · · · · · · · · · · · · ·		For ADC only		150		ns	
Settling time to 0.5 LSB		For OPA (OP1, OP2) + mux		700			
Over voltage recovery		For ADC only		150		ns	
DYNAMIC CHARACTERIS	TICS	1. 5. 1. 2. 5 1. 1.					
	ADS8284I			-119			
	ADS8284IB	$V_{IN} = 4 V_{pp}$ at 2 kHz		-119		dB	
Tatal bassassia distantias	ADS8284I			-105			
Total harmonic distortion (THD) <sup>(5)</sup>	ADS8284IB	$V_{IN} = 4 V_{pp}$ at 10 kHz		-105		dB	
	ADS8284I	V 4 V 4 400 LLL		-100			
	ADS8284IB	$V_{\text{IN}} = 4 \text{ V}_{\text{pp}} \text{ at } 100 \text{ kHz},$ $\text{LoPWR} = 0$		-100		dB	
	ADS8284I			98.4			
	ADS8284IB	$V_{IN} = 4 V_{pp}$ at 2 kHz	97.5	98.4			
	ADS8284IB		98				
Signal-to-noise ratio (SNR)		$V_{IN} = 4 V_{pp}$ at 10 kHz			dB		
	ADS8284IB			98			
	ADS8284I	$V_{IN} = 4 V_{pp}$ at 100 kHz, LoPWR = 0		95		dB	
	ADS8284IB	LOI WIX = 0		97			

<sup>(1)</sup> Ideal input span, does not include gain or offset error.

<sup>(2)</sup> This is endpoint INL, not best fit.

<sup>(3)</sup> LSB means least significant bit.

<sup>(4)</sup> Calculated on the first nine harmonics of the input frequency.

<sup>(5)</sup> Measured relative to acutal measured reference.



#### **SPECIFICATIONS** (continued)

 $T_A = -40$ °C to 85°C, VCC = 5 V, VEE = -5 V, +VA = 5 V, +VBD = 5 V or 3.3 V,  $V_{ref} = 4$  V,  $f_{SAMPLE} = 1$  MSPS (unless otherwise noted)

PARAI	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	ADS8284I	V 4 V ot 2 ld la		98.3		40
	ADS8284IB	$V_{IN} = 4 V_{pp}$ at 2 kHz		98.3		dB
Signal-to-noise + distortion	ADS8284I	V = 4 V ot 10 kHz		97.2		٩D
(SINAD)	ADS8284IB	$V_{IN} = 4 V_{pp}$ at 10 kHz		97.2		dB
	ADS8284I	$V_{IN} = 4 V_{DD}$ at 100 kHz,		93.8		7
	ADS8284IB	$V_{\text{IN}} = 4 \text{ V}_{\text{pp}} \text{ at } 100 \text{ kHz},$ $\text{LoPWR} = 0$		95.23		dB
	ADS8284I	V 4V 40111		121		ī
	ADS8284IB	$V_{IN} = 4 V_{pp}$ at 2 kHz		121		dB
Spurious free dynamic	ADS8284I	N 4N 4011		106		
range (SFDR)	ADS8284IB	$V_{IN} = 4 V_{pp}$ at 10 kHz		106		dB
	ADS8284I	$V_{IN} = 4 V_{co}$ at 100 kHz.		101		
	ADS8284IB	$V_{IN} = 4 V_{pp}$ at 100 kHz, LoPWR = 0		101		dB
-3dB small signal bandwidth	1			8		MHz
VOLTAGE REFERENCE IN	IPUT (REFIN)					1
Reference voltage at REFIN			3.0	4.096	+VA - 0.8	V
Reference input current <sup>(6)</sup>				1	1	μА
INTERNAL REFERENCE C	UTPUT (REFOUT)					•
Internal reference start-up ti	• • • • • • • • • • • • • • • • • • • •	From 95% (+VA), with 1-μF storage capacitor			120	ms
Reference voltage range, V <sub>r</sub>		, , , , , , , , , , , , , , , , , , , ,	4.081	4.096	4.111	V
Source current	61	Static load			10	μА
Line regulation		+VA = 4.75 V to 5.25 V			μV	
Drift		I <sub>O</sub> = 0		60 ±6		PPM/°C
BUFFERED REFERENCE	OUTPUT (BUF-REF)	1.0 5				
Output current		REFIN = 4 V, at 85°C		70		mA
REFERENCE/2 OUTPUT (\	(CMO)	112 17, 4. 55 5				
Output current		REFIN = 4 V, at +85°C		50		μА
ANALOG MULTIPLEXER						<b>P</b>
Number of channels					4	
Channel to channel crosstal	k	100 kHz i/p		-95	<u>'</u>	dB
Channel selection		Auto sequencer with selection of channel count or manual selection through control lines				<u> </u>
DIGITAL INPUT-OUTPUT						<u> </u>
ADC CONTROL PINS						
Logic Family-CMOS						
	V <sub>IH</sub>	I <sub>IH</sub> = 5 μA	+V <sub>BD</sub> -1		+V <sub>BD</sub> + 0.3	V
	V <sub>IL</sub>	$I_{IL} = 5 \mu A$	0.3		0.8	V
Logic level	V <sub>OH</sub>	I <sub>OH</sub> = 2 TTL loads	+V <sub>BD</sub> -0.6		+V <sub>BD</sub>	V
	V <sub>OL</sub>	I <sub>OL</sub> = 2 TTL loads	0		0.4	V
MULTIPLEXER CONTROL		-OL - 2 1 12 10000			0.4	· •
Logic Family - CMOS						
Logic Fairing * Olvico	I	I <sub>IH</sub> = 5 μA	2.3		+VA +0.3	V
Logic level	I <sub>IH</sub>	$I_{IL} = 5 \mu A$	-0.3		0.8	V
POWER CONTROL PINS	I <sub>IL</sub>	1 L − 0 μΛ	-0.3		0.0	V
Logic Family - CMOS						
Logic I allilly - CIVIOS	V	I <sub>IH</sub> = 5 μA	2.3		+VA +0.3	V
		1 m = 3 HA	/ .3		ナッハ ナリ.づ	V
Logic level	V <sub>IH</sub>	$I_{IL} = 5 \mu\text{A}$	-0.3		0.8	V

(6) Can vary ±20%



#### **SPECIFICATIONS** (continued)

 $T_A = -40$ °C to 85°C, VCC = 5 V, VEE = -5 V, +VA = 5 V, +VBD = 5 V or 3.3 V,  $V_{ref} = 4$  V,  $f_{SAMPLE} = 1$  MSPS (unless otherwise noted)

PARAI	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	+VBD		2.7	3.3	5.25	V
Dower aupply voltage	+VA		4.75	5	5.25	V
Power supply voltage	VCC		4.75	5	7.5	V
	VEE		-7.5	-5	-3	V
ADC driver positive supply ( OP2 together)	VCC) current (for OP1 and	VCC = +5, VEE = -5V, CH0 - CH3 p and m inputs shorted to each other and connected to 2V		11.65		mA
ADC driver negative supply OP1 together)	( VEE) current (for OP1 and	VCC= +5V, CH0 - CH3 p and m inputs shorted to each other and connected to 2V		9.6		mA
+VA supply current, 1-MHz	sample rate			45	50	mA
Reference buffer (BUF-REF	) supply current (VCC to	VCC= +5, PD-RBUF = 0, Quiescent current		8		mA
GND)		VCC = 5, PD-RBUF = 1 <sup>(7)</sup>		10		μΑ
TEMPERATURE RANGE					,	
Operating free-air			-40		85	°C

<sup>(7)</sup> PD-RBUF = 1 powers down the reference buffer (BUF-REF), note that it does not 3-state the BUF-REF output.



#### **TIMING REQUIREMENTS**

All specifications typical at  $-40^{\circ}$ C to  $85^{\circ}$ C, +VA = +VBD = 5 V (1) (2) (3)

	PARAMETER	MIN	TYP MAX	UNIT
t <sub>(CONV)</sub>	Conversion time		650	ns
t <sub>(ACQ)</sub>	Acquisition time	320		ns
t <sub>(HOLD)</sub>	Sample capacitor hold time		25	ns
t <sub>pd1</sub>	CONVST low to BUSY high		40	ns
t <sub>pd2</sub>	Propagation delay time, end of conversion to BUSY low		15	ns
t <sub>pd3</sub>	Propagation delay time, start of convert state to rising edge of BUSY		15	ns
t <sub>w1</sub>	Pulse duration, CONVST low	40		ns
t <sub>su1</sub>	Setup time, $\overline{\text{CS}}$ low to $\overline{\text{CONVST}}$ low	20		ns
t <sub>w2</sub>	Pulse duration, CONVST high	20		ns
	CONVST falling edge jitter		10	ps
t <sub>w3</sub>	Pulse duration, BUSY signal low	t <sub>(ACQ)</sub> min		ns
t <sub>w4</sub>	Pulse duration, BUSY signal high		650	ns
t <sub>h1</sub>	Hold time, first data bus transition (RD low, or CS low for read cycle, or BYTE or BUS18/16 input changes) after CONVST low	40		ns
t <sub>d1</sub>	Delay time, $\overline{\text{CS}}$ low to $\overline{\text{RD}}$ low	0		ns
t <sub>su2</sub>	Setup time, $\overline{\text{RD}}$ high to $\overline{\text{CS}}$ high	0		ns
t <sub>w5</sub>	Pulse duration, RD low	50		ns
t <sub>en</sub>	Enable time, RD low (or CS low for read cycle) to data valid		20	ns
t <sub>d2</sub>	Delay time, data hold from RD high	5		ns
t <sub>d3</sub>	Delay time, BUS18/16 or BYTE rising edge or falling edge to data valid	10	20	ns
t <sub>w6</sub>	Pulse duration, RD high	20		ns
t <sub>w7</sub>	Pulse duration, CS high	20		ns
t <sub>h2</sub>	Hold time, last RD (or CS for read cycle ) rising edge to CONVST falling edge	50		ns
t <sub>pd4</sub>	Propagation delay time, BUSY falling edge to next $\overline{\text{RD}}$ (or $\overline{\text{CS}}$ for read cycle) falling edge	0		ns
t <sub>d4</sub>	Delay time, BYTE edge to BUS18/16 edge skew	0		ns
t <sub>su3</sub>	Setup time, BYTE or BUS18/16 transition to RD falling edge	10		ns
t <sub>h3</sub>	Hold time, BYTE or BUS18/16 transition to RD falling edge	10		ns
t <sub>dis</sub>	Disable time, RD high (CS high for read cycle) to 3-stated data bus		20	ns
t <sub>d5</sub>	Delay time, BUSY low to MSB data valid delay		0	ns
t <sub>d6</sub>	Delay time, CS rising edge to BUSY falling edge	50		ns
t <sub>d7</sub>	Delay time, BUSY falling edge to CS rising edge	50		ns
t <sub>su5</sub>	BYTE transition setup time, from BYTE transition to next BYTE transition, or BUS18/16 transition setup time, from BUS18/16 to next BUS18/16.	50		ns
t <sub>su(ABORT)</sub>	Setup time from the <u>falling edge</u> of $\overline{CONVST}$ (used to start the valid conversion) to the next falling edge of $\overline{CONVST}$ (when $\overline{CS}$ = 0 and $\overline{CONVST}$ are used to abort) or to the next falling edge of $\overline{CS}$ (when $\overline{CS}$ is used to abort).	60	550	ns

<sup>(1)</sup> All input signals are specified with  $t_r = t_f = 5$  ns (10% to 90% of +VBD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . (2) See timing diagrams.

All timing are measured with 20 pF equivalent loads on all data bits and BUSY pins.

SLAS628-MARCH 2009 www.ti.com

## **INSTRUMENTS**

#### **TIMING REQUIREMENTS**

All specifications typical at -40°C to 85°C, +VA = 5 V +VBD = 3 V  $^{(1)}$   $^{(2)}$   $^{(3)}$ 

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>(CONV)</sub>	Conversion time			650	ns
t <sub>(ACQ)</sub>	Acquisition time	320			ns
t <sub>(HOLD)</sub>	Sample capacitor hold time			25	ns
t <sub>pd1</sub>	CONVST low to BUSY high			40	ns
t <sub>pd2</sub>	Propagation delay time, end of conversion to BUSY low			25	ns
t <sub>pd3</sub>	Propagation delay time, start of convert state to rising edge of BUSY			25	ns
t <sub>w1</sub>	Pulse duration, CONVST low	40			ns
t <sub>su1</sub>	Setup time, $\overline{\text{CS}}$ low to $\overline{\text{CONVST}}$ low	20			ns
t <sub>w2</sub>	Pulse duration, CONVST high	20			ns
	CONVST falling edge jitter			10	ps
t <sub>w3</sub>	Pulse duration, BUSY signal low	t <sub>(ACQ)</sub> min			ns
t <sub>w4</sub>	Pulse duration, BUSY signal high			650	ns
t <sub>h1</sub>	Hold time, first data bus transition (RD low, or CS low for read cycle, or BYTE or BUS18/16 input changes) after CONVST low	40			ns
t <sub>d1</sub>	Delay time, $\overline{\text{CS}}$ low to $\overline{\text{RD}}$ low	0			ns
t <sub>su2</sub>	Setup time, $\overline{RD}$ high to $\overline{CS}$ high	0			ns
t <sub>w5</sub>	Pulse duration, RD low	50			ns
t <sub>en</sub>	Enable time, $\overline{\text{RD}}$ low (or $\overline{\text{CS}}$ low for read cycle) to data valid			30	ns
t <sub>d2</sub>	Delay time, data hold from RD high	5			ns
t <sub>d3</sub>	Delay time, BUS18/16 or BYTE rising edge or falling edge to data valid	10		30	ns
t <sub>w6</sub>	Pulse duration, RD high	20			ns
t <sub>w7</sub>	Pulse duration, CS high	20			ns
t <sub>h2</sub>	Hold time, last RD (or CS for read cycle ) rising edge to CONVST falling edge	50			ns
t <sub>pd4</sub>	Propagation delay time, BUSY falling edge to next $\overline{\text{RD}}$ (or $\overline{\text{CS}}$ for read cycle) falling edge	0			ns
t <sub>d4</sub>	Delay time, BYTE edge to BUS18/16 edge skew	0			ns
t <sub>su3</sub>	Setup time, BYTE or BUS18/16 transition to RD falling edge	10			ns
t <sub>h3</sub>	Hold time, BYTE or BUS18/16 transition to RD falling edge	10			ns
t <sub>dis</sub>	Disable time, RD high (CS high for read cycle) to 3-stated data bus			30	ns
t <sub>d5</sub>	Delay time, BUSY low to MSB data valid delay			0	ns
t <sub>d6</sub>	Delay time, CS rising edge to BUSY falling edge	50			ns
t <sub>d7</sub>	Delay time, BUSY falling edge to CS rising edge	50			ns
t <sub>su5</sub>	BYTE transition setup time, from BYTE transition to next BYTE transition, or BUS18/16 transition setup time, from BUS18/16 to next BUS18/16.	50			ns
t <sub>su(ABORT)</sub>	Setup time from the falling edge of $\overline{CONVST}$ (used to start the valid conversion) to the next falling edge of $\overline{CONVST}$ (when $CS = 0$ and $\overline{CONVST}$ are used to abort) or to the next falling edge of $\overline{CS}$ (when $\overline{CS}$ is used to abort).	70		550	ns

<sup>(1)</sup> All input signals are specified with  $t_r = t_f = 5$  ns (10% to 90% of +VBD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . (2) See timing diagrams.

#### **MULTIPLEXER TIMING REQUIREMENTS**

VCC = 4.75 V to 7.5 V, VEE = -3 V to -7.5 V


		MIN	TYP	MAX	UNIT
t <sub>su6</sub>	Setup time C1, C2 or C3 to MXCLK rising edge			600	ns
t <sub>d8</sub>	Multiplexer and driver settle time ( from MXCLK rising edge to CONVST falling edge)	600			ns

Submit Documentation Feedback

All timing are measured with 20-pF equivalent loads on all data bits and BUSY pins.



#### **PIN ASSIGNMENTS**



#### **PIN FUNCTIONS**

	PIN	1/0	DESCRIPTION						
NO	NAME	1/0	DESCRIPTION						
MULTIP	MULTIPLEXER INPUT PINS								
17	CH0P	I	Non-inverting analog input for differential multiplexer channel number 0. Device performance is optimized for $50-\Omega$ source impedance at this input.						
18	СНОМ	I	Inverting analog input for differential multiplexer channel number 0. Device performance is optimized for $50-\Omega$ source impedance at this input.						
19	CH1P	ı	Non-inverting analog input for differential multiplexer channel number 1. Device performance is optimized for 50-Ω source impedance at this input.						
20	CH1M	ı	Inverting analog input for differential multiplexer channel number 1. Device performance is optimized for 50-Ω source impedance at this input.						
29	CH2P	ı	Non-inverting analog input for differential multiplexer channel number 2. Device performance is optimized for 50-Ω source impedance at this input.						
30	CH2M	ı	Inverting analog input for differential multiplexer channel number 2. Device performance is optimized for $50-\Omega$ source impedance at this input.						
31	СНЗР	ı	Non-inverting analog input for differential multiplexer channel number 3. Device performance is optimized for 50 ohm source impedance at this input.						
32	СНЗМ	ı	Inverting analog input for differential multiplexer channel number 3. Device performance is optimized for 50-Ω source impedance at this input.						
ADC IN	PUT PINS								
25	INP	I	ADC Non inverting input., connect 1-nF capacitor across INP and INM						
27	INM	- 1	ADC Inverting input, connect 1-nF capacitor across INP and INM						
REFERI	ENCE INPUT/	OUTPU	T PINS						
8, 9	REFM	- 1	Reference ground.						
10	REFIN	- 1	Reference Input. Add 0.1-μF decoupling capacitor between REFIN and REFM.						
11	REFOUT	0	Reference Output. Add 1-μF capacitor between the REFOUT pin and REFM pin when internal reference is used.						



#### **PIN FUNCTIONS (continued)**

NAME	PIN FUNCTIONS (continued)								
14	NO	1	I/O			DESCR	RIPTION		
15   BUF-REF   C			0	This pin outputs PEEIN/2 and can be used to get common mode voltage of differential angles inputs					
POMEST CONTROL PINS									
PD-RBUF   1   High on this pin powers down the reference buffer (BUF-REF).	-		_	bulleled reference out	out. Oserui to level sil	iit bipolai signais us	sing external resistors	<b>).</b>	
MULTIPLEXER CONTROL PINS   High level on this pin selects auto mode for multiplexer scanning. Low level selects manual mode of multiplexer scanning	_		1	High on this pip powers	down the reference	buffor (BLIE BEE)			
33 AUTO			POL DI		down the reference	bullet (BOF-REF).			
1			T	I	alasta suta mada far	multiployer ecoppin	a Low lovel colocte r	nanual made of mu	Itinlayar aganning
1	33	AUTO	'			· · · · · · · · · · · · · · · · · · ·			·
Second Color	34	C3	I	not care in manual mod	de.				
MXCLK   I   multiplexer channel (channel count) in the auto scan sequence.	35	C2	I					O = 1) C2 and C1 s	elect the last
MACLIX   1	36	C1	ı					TO = 1) C2 and C1	select the last
ADDITION   ADDITION	37	MXCLK	ı						de. Device BUSY
BYTE = 0   BYTE = 1   BYTE = 1   BYTE = 0   BYTE = 0   BYTE = 0   BYTE = 0   BUS18/16   BUS18/16   BUS18/16   BUS18/16   BUS18/16   BUS18/16   BUS18/16   BUS18/16   BUS1	ADC DA	TA BUS							
BYTE = 0   BYTE = 1   BYTE = 1   BYTE = 0   BYTE = 0   BYTE = 0   BYTE = 0   BUS18/16   BUS18/16   BUS18/16   BUS18/16   BUS18/16   BUS18/16   BUS18/16   BUS18/16   BUS1		-			8-BIT BUS		16-BIT	BUS	18-BIT BUS
BUS18/16 = 0   BUS18/16 = 0   BUS18/16 = 1   BUS18/16 = 0   BUS18/16 = 0   BUS18/16 = 1   BUS18/16 = 0   BUS18/16 = 1   BUS18/16 = 0   BUS1		Data Bus		BYTE = 0	1	BYTE = 1		т	
All ones	52-61								
Assumption   Ass	42	DB17	0						
Add   DB15		DB16		` ,	D8		` '		` '
Mathematical Heavy Color   Mathematical Heavy									
All Ones									
47									
Mathematical Properties   Mathematical Properties   Mathematical Properties   Mathematical Properties									
49			_						
DB9					_				
DB8				_		, ,			-
DB7				_					-
DB6									
DB									
DB4									
58         DB3         O         D3         All ones         All ones         D3         D1         D3           59         DB2         O         D2         All ones         All ones         D2         D0 (LSB)         D2           60         DB1         O         D1         All ones         D1         All ones         D1           61         DB0         O         D0 (LSB)         All ones         D0 (LSB)         All ones         D1           ADC CONTROL PINS           62         BUSY         O         Status output. This pin is held high when device is converting.           64         BUS18_16         I         Bus size select input. Used for selecting 18-bit or 16-bit wide bus transfer. Refer to ADC DATA BUS description above.           1         BYTE         I         Byte Select Input. Used for 8-bit bus reading. Refer to ADC DATA BUS description above.           2         CONVST         I         Convert start. This input is active low and can act independent of the CS input.           3         RD         I         Synchronization pulse for the parallel output.           4         CS         I         Chip select.           DEVICE POWER SUPPLIES           22         VEE         Negative supply for OPA (OP1, OP		-		_			_		
DB2			_						
60 DB1 O D1 All ones D1 All ones D1 All ones D1 (LSB) 61 DB0 O D0 (LSB) All ones D0 (LSB) All ones D0 (LSB)  ADC CONTROL PINS  62 BUSY O Status output. This pin is held high when device is converting. 64 BUS18_16 I Bus size select input. Used for selecting 18-bit or 16-bit wide bus transfer. Refer to ADC DATA BUS description above.  1 BYTE I Byte Select Input. Used for 8-bit bus reading. Refer to ADC DATA BUS description above.  2 CONVST I Convert start. This input is active low and can act independent of the CS input.  3 RD I Synchronization pulse for the parallel output.  4 CS I Chip select.  DEVICE POWER SUPPLIES  22 VEE Negative supply for OPA (OP1, OP2)  23, 24 VCC Positive supply for OPA (OP1, OP2, BUF-REF)  5, 7, 13, 38, 4VA Analog power supply.  Analog ground.		-		_			_		
ADC CONTROL PINS  62 BUSY O Status output. This pin is held high when device is converting.  64 BUS18_16 I Bus size select input. Used for selecting 18-bit or 16-bit wide bus transfer. Refer to ADC DATA BUS description above.  1 BYTE I Byte Select Input. Used for 8-bit bus reading. Refer to ADC DATA BUS description above.  2 CONVST I Convert start. This input is active low and can act independent of the CS input.  3 RD I Synchronization pulse for the parallel output.  4 CS I Chip select.  DEVICE POWER SUPPLIES  22 VEE Negative supply for OPA (OP1, OP2)  23, 24 VCC Positive supply for OPA (OP1, OP2, BUF-REF)  5, 7, 13, 38, 4VA Analog power supply.  4 Analog ground.								` '	
ADC CONTROL PINS  62 BUSY O Status output. This pin is held high when device is converting.  64 BUS18_16 I Bus size select input. Used for selecting 18-bit or 16-bit wide bus transfer. Refer to ADC DATA BUS description above.  1 BYTE I Byte Select Input. Used for 8-bit bus reading. Refer to ADC DATA BUS description above.  2 CONVST I Convert start. This input is active low and can act independent of the CS input.  3 RD I Synchronization pulse for the parallel output.  4 CS I Chip select.  DEVICE POWER SUPPLIES  22 VEE Negative supply for OPA (OP1, OP2)  23, 24 VCC Positive supply for OPA (OP1, OP2, BUF-REF)  5, 7, 13, 38, 40  6, 12, 26, 39, 41  AGND Analog ground.									
BUSY O Status output. This pin is held high when device is converting.  BUS18_16		l .	O	D0 (LSB)	All ones	All ones	D0 (LSB)	All ones	D0 (LSB)
BUS18_16 I Bus size select input. Used for selecting 18-bit or 16-bit wide bus transfer. Refer to ADC DATA BUS description above.  BYTE I Byte Select Input. Used for 8-bit bus reading. Refer to ADC DATA BUS description above.  CONVST I Convert start. This input is active low and can act independent of the CS input.  RD I Synchronization pulse for the parallel output.  CS I Chip select.  DEVICE POWER SUPPLIES  VCC Positive supply for OPA (OP1, OP2)  23, 24 VCC Positive supply for OPA (OP1, OP2, BUF-REF)  5, 7, 13, 38, 40  Analog power supply.  Analog ground.			0	Status output. This pin	is held high when de	vice is converting.			
1 BYTE I Byte Select Input. Used for 8-bit bus reading. Refer to ADC DATA BUS description above.  2 CONVST I Convert start. This input is active low and can act independent of the CS input.  3 RD I Synchronization pulse for the parallel output.  4 CS I Chip select.  DEVICE POWER SUPPLIES  22 VEE Negative supply for OPA (OP1, OP2)  23, 24 VCC Positive supply for OPA (OP1, OP2, BUF-REF)  5, 7, 13, 38, 40 Analog power supply.  Analog ground.  Analog ground.							is transfer. Refer to A	DC DATA BUS des	scription above
2		_		•	<u>~</u>				onphon above.
3         RD         I         Synchronization pulse for the parallel output.           4         CS         I         Chip select.           DEVICE POWER SUPPLIES           22         VEE         Negative supply for OPA (OP1, OP2)           23, 24         VCC         Positive supply for OPA (OP1, OP2, BUF-REF)           5, 7, 13, 38, 40         +VA         Analog power supply.           6, 12, 26, 39, 41         AGND         Analog ground.				, ,		<u></u>	· · · · · · · · · · · · · · · · · · ·		
4         CS         I         Chip select.           DEVICE POWER SUPPLIES           22         VEE         Negative supply for OPA (OP1, OP2)           23, 24         VCC         Positive supply for OPA (OP1, OP2, BUF-REF)           5, 7, 13, 38, 40         +VA         Analog power supply.           6, 12, 26, 39, 41         AGND         Analog ground.				'		•			
DEVICE POWER SUPPLIES           22         VEE         Negative supply for OPA (OP1, OP2)           23, 24         VCC         Positive supply for OPA (OP1, OP2, BUF-REF)           5, 7, 13, 38, 40         +VA Analog power supply.           6, 12, 26, 39, 41         AGND         Analog ground.			i		o. the paramet output	-			
22         VEE         Negative supply for OPA (OP1, OP2)           23, 24         VCC         Positive supply for OPA (OP1, OP2, BUF-REF)           5, 7, 13, 38, 40         +VA         Analog power supply.           6, 12, 26, 39, 41         AGND         Analog ground.			PI IFS	Strip Goldot.					
23, 24 VCC Positive supply for OPA (OP1, OP2, BUF-REF)  5, 7, 13, 38, 40 Analog power supply.  6, 12, 26, 39, 41 AGND Analog ground.			LILO	Nogative supply for OP	A (OB1_OB2)				
5, 7, 13, 38, 40				0		EE)			
6, 12, 26, 39, 41 Analog ground.	5, 7, 13, 38,								
	6, 12, 26, 39,	AGND		Analog ground.					
		+VBD		Digital power supply for	r ADC bus.				



SLAS628-MARCH 2009 www.ti.com

#### **PIN FUNCTIONS (continued)**

	PIN	1/0	DESCRIPTION					
NO	NAME	1/0	DESCRIPTION					
51	BGND		Digital ground for ADC bus interface digital supply.					
NOT CONNECTED PINS								
16, 28	NC		lo connection.					

#### **DEVICE OPERATION AND TIMING DIAGRAMS**

The ADS8284 is analog system-on-chip (SoC) device. The device includes a multiplexer, a differential input/differential output ADC driver and differential input high-performance ADC, an additional internal reference, a buffered reference output, and a REF/2 output.

Figure 1 shows the basic operation of the device (including all elements). Subsequent sections describe the detailed timings of the individual blocks of the device (primarily the multiplexer and ADC).




Figure 1. Device Operation


As shown in the diagram, the device can be controlled with only one (CONVST) digital input. On the falling edge of CONVST, the BUSY output of the device goes high. A high level on BUSY indicates the device has sampled the signal and it is converting the sample into its digital equivalent. After the conversion is complete, the BUSY output falls to a logic low level and the device output data corresponding to the recently converted sample is available for reading.

SLAS628-MARCH 2009 www.ti.com



It is recommended (not mandatory) to short the BUSY output of the device to the MXCLK input. The device selects a new channel at every rising edge of MXCLK. The multiplexer is differential. The multiplexer and ADC driver are designed to settle to the 18-bit level before sampling; even at the maximum conversion speed.

**ADC control and timing:** The timing diagrams in this section describe ADC operation; multiplexer operation is described in a later section.



<sup>†</sup>Signal internal to device

Figure 2. Timing for Conversion and Acquisition Cycles with  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  Toggling







Figure 3. Timing for Conversion and Acquisition Cycles with  $\overline{\text{CS}}$  Toggling,  $\overline{\text{RD}}$  Tied to BDGND






<sup>†</sup>Signal internal to device

Figure 4. Timing for Conversion and Acquisition Cycles With CS Tied to BDGND, RD Toggling





<sup>†</sup>Signal internal to device

Figure 5. Timing for Conversion and Acquisition Cycles With  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  Tied to BDGND - Auto Read




Figure 6. Detailed Timing for Read Cycles

**Multiplexer:** The multiplexer has two modes of sequencing namely auto sequencing and manual sequencing. Multiplexer mode selection and operation is controlled with the AUTO, C1, C2, C3, and MXCLK pins.

**Auto sequencing:** A logic one level on the AUTO pin selects auto sequencing mode. It is possible to select the number of channels to be scanned (always starting from channel zero) in auto sequencing mode. Pins C1 and C2 select the channel count (last channel in the auto sequence).

On every rising edge of MXCLK while C3 is at the logic zero level, the next higher channel (in ascending order) is selected. Channel selection rolls over to channel zero on the rising edge of MXCLK after channel selection reaches the *channel count* (last channel in the auto sequence selected by pins C1 and C2).

Any time during the sequence the channel sequence can be reset to channel zero. A rising edge on MXCLK while C3 is at the logic one level resets channel selection to channel zero.

**CLOCK PIN CHANNEL COUNT PINS** LAST CHANNEL IN SEQUENCE **CHANNEL SEQUENCE MXCLK** C3 C2 C1 0 0 0,0,0,0.. 1 0 0 0 1 1 0,1,0,1,.. 1 0 1 0 2 0,1,2,0,1,2,0... 1 0 1 1 1 3 0,1,2,3,0,1,2,3,0... Χ Χ Χ  $n \rightarrow 0$  (channel reset to zero) 1

**Table 1. Channel Selection in Auto Mode** 






Figure 7. Multiplexer Auto Mode Timing Diagram

**Manual sequencing:** A logic zero level on the AUTO pin selects manual sequencing mode. Pins C1and C2 set the channel address. On the rising edge of MXCLK, the addressed channel is connected to the ADC driver input.

**MODE CHANNEL ADDRESS PINS CLOCK PIN CHANNEL MXCLK AUTO** C3 C2 C1 0 Χ 0 0 0 Χ 0 1 1 0 Χ 0 2 1 0 Х 1 1 3

**Table 2. Channel Selection in Manual Mode** 





Figure 8. Multiplexer Manual Mode Timing Diagram


SLAS628-MARCH 2009 www.ti.com

#### Texas **INSTRUMENTS**

#### TYPICAL CHARACTERISTICS



DC HISTOGRAM (CH0 with mux switching, CH 0-1-0)



INTERNAL REFERENCE VOLTAGE vs FREE-AIR TEMPERATURE






Figure 10. ANALOG VOLTAGE (+VA) SUPPLY

CURRENT (IA)

Figure 11.







**SUPPLY CURRENT (IA)** vs ANALOG VOLTAGE (+VA)





Figure 12.


Figure 13.

Figure 14.

#### **ANALOG SUPPLY CURRENT** vs SAMPLE RATE



**OPA POSITIVE SUPPLY CURRENT** (I<sub>CC</sub>)



**OPA POSITIVE SUPPLY CURRENT** (I<sub>CC</sub>) **OPA POSITIVE SUPPLY VOLTAGE** 




Figure 16.

Figure 15.

Figure 17.



#### TYPICAL CHARACTERISTICS (continued)




Figure 18.





Figure 21.



#### OPA NEGATIVE SUPPLY CURRENT (IEE) vs OPA NEGATIVE SUPPLY VOLTAGE (-VEE)




Figure 19.

### DIFFERENTIAL NONLINEARITY VS REFERENCE VOLTAGE




Figure 22.

### INTEGRAL NONLINEARITY vs FREE-AIR TEMPERATURE




Figure 25.

### DIFFERENTIAL NONLINEARITY




Figure 20.

## DIFFERENTIAL NONLINEARITY VS OPA SUPPLY VOLTAGE (VCC)




Figure 23.

## INTEGRAL NONLINEARITY vs ANALOG SUPPLY VOLTAGE (+VA)





Figure 26.

### TEXAS INSTRUMENTS

#### TYPICAL CHARACTERISTICS (continued)





#### TYPICAL CHARACTERISTICS (continued)




Figure 36.




Figure 37. **SIGNAL-TO-NOISE RATIO** 




Figure 38.




Figure 39. **SPURIOUS FREE DYNAMIC RANGE** 




Figure 40. **EFFECTIVE NUMBER OF BITS** 

#### **TOTAL HARMONIC DISTORTION** FREE-AIR TEMPERATURE -115 Channel = 0 V<sub>ref</sub> = 4.096 V, -116 VCC = 6 V. Distortion VEE = -6 V, +VA = 5 V, $f_i = 1.9 \text{ kHz},$

Throughput = 1 MSPS

-118 Harmonic

-120

-122

-40


-20

Total

운 -121

20 0 20 40 60 T<sub>A</sub> - Free-Air Temperature - °C Figure 41.

80



15.9 -40 Figure 42.




Figure 43.






Figure 44.





#### TYPICAL CHARACTERISTICS (continued)





#### SPURIOUS FREE DYNAMIC RANGE ANALOG SUPPLY VOLTAGE (+VA) **9** 125 124 123 122 Channel = 0 <u>9</u> 121 T<sub>A</sub> = 25°C, VCC = 6 V, 120 119 VEE = -6 V, V<sub>ref</sub> = 4.096 V, $f_i = 1.9 \text{ kHz},$ Throughput = 1 MSPS H 118 4.9 5 5.1 5.2 +VA - Analog Voltage - V Figure 46.













SPURIOUS FREE DYNAMIC RANGE
VS
REFERENCE VOLTAGE



EFFECTIVE NUMBER OF BITS
VS
REFERENCE VOLTAGE



**OPA SUPPLY VOLTAGE (VCC)** 98.5 **9** 98.4 Ratio -Noise 88.3 Channel = 0 T<sub>A</sub> = 25°C, 98.2 Signal V<sub>ref</sub> = 4.096 V, +VA = 5 V, 98.1  $f_i = 1.9 \text{ kHz},$ VCC = -VFF Throughput = 1 MSPS 98 **L** 5.5 6 6.5 4.5 5 Supply Voltage - V V<sub>cc</sub> -

SIGNAL-TO-NOISE RATIO

TOTAL HARMONIC DISTORTION
VS
OPA SUPPLY VOLTAGE (VCC)




Figure 53.

Figure 52.



#### TYPICAL CHARACTERISTICS (continued)




Figure 54.




Figure 55.

SPURIOUS FREE DYNAMIC RANGE




Figure 56.
EFFECTIVE NUMBER OF BITS

## TOTAL HARMONIC DISTORTION vs SOURCE RESISTANCE (RIN)




Figure 57.




Figure 58.





Figure 59.





### TOTAL HARMONIC DISTORTION vs MULTIPLEXER CHANNEL






Figure 61.

#### SPURIOUS FREE DYNAMIC RANGE vs MULTIPLEXER CHANNEL



## TEXAS INSTRUMENTS


#### **TYPICAL CHARACTERISTICS (continued)**



Test conditions: +VA = 5 V, +VBD = 5 V,  $T_A$  =25°C,  $F_s$  = 1 MSPS,  $V_{ref}$  = 4.096 V Figure 66.

#### Figure 67.


CODES



Test conditions: +VA = 5 V, +VBD = 5 V,  $T_A$  =25°C,  $F_S$  = 1 MSPS,  $V_{ref}$  = 4.096 V Figure 68.



#### **TYPICAL CHARACTERISTICS (continued)**



Test conditions:  $F_i$  = 19 kHz,  $F_s$  = 1 MSPS,  $V_{ref}$  = 4.096V, SNR = 97.8 dB, THD = 113 dB, SFDR = 115 dB Figure 69.

SLAS628-MARCH 2009 www.ti.com



#### APPLICATION INFORMATION

As discussed before, the ADS8284 is 18-bit analog SoC that includes various blocks like a multiplexer, ADC driver, internal reference, internal reference buffer, buffered reference output, and Ref/2 output on-board. The following diagram shows the recommended analog and digital interfacing of the ADS8284.

#### **APPLICATION DIAGRAM**





Figure 70. Analog and Digital Interface Diagram

As shown in Figure 70, the ADS8284 accepts unipolar differential analog inputs in the range of  $\pm V_{ref}$  with a common-mode voltage of  $V_{ref}/2$  (0 to  $V_{ref}$  at positive input and  $V_{ref}$  to 0 at negative input). An application may require the interfacing of true bipolar input signals. Figure 71 shows the conversion of bipolar input signals to unipolar differential signals.



#### From BUF-REF o/p of ADC (Use external buffer if current drawn by resistor network exceeds current output specification of reference buffer)



Note: Value of R depends on signal BW Use R = 1.2  $k\Omega$  for signal BW <= 10 kHz. Choose C as per signal BW, 3 dB BW (filt) = RC/2

Figure 71. Conversion of Bipolar Input Signals to Unipolar Differential Signals

#### MICROCONTROLLER INTERFACING

#### ADS8284 to 8-Bit Microcontroller Interface

Figure 72 shows a parallel interface between the ADS8284 and a typical microcontroller using an 8-bit data bus. The BUSY signal is used as a falling edge interrupt to the microcontroller.




Figure 72. ADS8284 Application Circuitry




Figure 73. ADS8284 Using Internal Reference



www.ti.com SLAS628-MARCH 2009

#### PRINCIPLES OF OPERATION

The ADS8284 features a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution which inherently includes a sample/hold function. See Figure 72 for the application circuit for the ADS8284.

The conversion clock is generated internally. The conversion time of 650 ns is capable of sustaining a 1 MHz throughput.

The analog input voltage to ADC is provided to two input pins AINP and AINM. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

#### **REFERENCE**

The ADS8284 can operate with an external reference with a range from 3.0 V to 4.2 V. The reference voltage on the input pin 10 (REFIN) of the converter is internally buffered. A clean, low noise, well-decoupled reference voltage on this pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF5040 can be used to drive this pin. A 0.1- $\mu$ F decoupling capacitor is required between REFIN and REFM pins (pin 10 and pin 9) of the converter. This capacitor should be placed as close as possible to the pins of the device. Designers should strive to minimize the routing length of the traces that connect the terminals of the capacitor to the pins of the converter. An RC network can also be used to filter the reference voltage. A 100- $\Omega$  series resistor and a 0.1- $\mu$ F capacitor, which can also serve as the decoupling capacitor can be used to filter the reference voltage.




Figure 74. ADS8284 Using External Reference

The ADS8284 also has limited low pass filtering capability built into the converter. The equivalent circuitry on the REFIN input is as shown in Figure 75.




Figure 75. Simplified Reference Input Circuit

The REFM input of the ADS8284 should always be shorted to AGND. A 4.096-V internal reference is included. When the internal reference is used, pin 11 (REFOUT) is connected to pin 10 (REFIN) with an 0.1- $\mu$ F decoupling capacitor and 1- $\mu$ F storage capacitor between pin 11 (REFOUT) and pin 9 ( REFM) (see Figure 73). The internal reference of the converter is double buffered. If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of the CDAC during conversion (see Figure 75). Pin 11 (REFOUT) can be left unconnected (floating) if external reference is used.

SLAS628-MARCH 2009 www.ti.com

### TEXAS INSTRUMENTS

#### **ANALOG INPUT**

The device features an analog multiplexer, a differential, high input impedance, unity gain ADC driver, and a high performance ADC. Typically alot of care is required for driving circuit component selection and board layout for high resolution ADC driving. However an on-board ADC driver simplifies the job for the user. All that is required is to decouple AINP and AINM with a 1-nF decoupling capacitor across these two terminals as close to the device as possible. The multiplexer inputs tolerate source impedance of up to 50  $\Omega$  for specified device performance at an operating speed of 1-MSPS. This relaxes constraints on the signal conditioning circuit. In the case of true bipolar input signals, it is possible to condition them with a resister divider as shown in Figure 71. The device permits use of 1.2-k $\Omega$  resistors for the divider with effective source impedance of 600  $\Omega$  for signal bandwidth less than 10 kHz. A suitable capacitor value used to limit signal bandwidth limits noise coming from the resistor divider network. Care must be taken concerning absolute analog voltage at the multiplexer input terminals. This voltage should not exceed VCC and VEE. The clamp at the driver OPA limits the voltage applied to the ADC input.

#### **Reading Data**

The ADS8284 outputs full parallel data in straight binary format as shown in Table 3. The parallel output is active when CS and RD are both low. There is a minimal quiet zone requirement around the falling edge of CONVST. This is 50 ns prior to the falling edge of CONVST and 40 ns after the falling edge. No data read should attempted within this zone. Any other combination of CS and RD sets the parallel output to 3-state. BYTE and BUS18/16 are used for multiword read operations. BYTE is used whenever lower bits on the bus are output on the higher byte of the bus. BUS18/16 is used whenever the last two bits on the 18-bit bus is output on either bytes of the higher 16-bit bus. Refer to Table 3 for ideal output codes.

**DESCRIPTION ANALOG VALUE DIGITAL OUTPUT STRAIGHT BINARY** Full scale range  $2 \times (+V_{ref})$ Least significant bit (LSB)  $2 \times (+V_{ref})/262144$ **BINARY CODE HEX CODE** +Full scale (+V<sub>ref</sub>) - 1 LSB 01 1111 1111 1111 1111 1FFFF Midscale 0 V 00 0000 0000 0000 0000 00000 Midscale - 1 LSB 0 V - 1 LSB 3FFFF 11 1111 1111 1111 1111 Zero 10 0000 0000 0000 0000  $-V_{ref}$ 20000

Table 3. Ideal Input Voltages and Output Codes

The output data is a full 18-bit word (D17-D0) on DB17-DB0 pins (MSB-LSB) if both BUS18/ $\overline{16}$  and BYTE are low.

The result may also be read on an 16-bit bus by using only pins DB17–DB2. In this case two reads are necessary: the first as before, leaving both BUS18/16 and BYTE low and reading the 16 most significant bits (D17–D2) on pins DB17–DB2, then bringing BUS18/16 high while holding BYTE low. When BUS18/16 is high, the lower two bits (D1–D0) appear on pins DB3–DB2.

The result may also be read on an 8-bit bus for convenience. This is done by using only pins DB17–DB10. In this case three reads are necessary: the first as before, leaving both BUS18/16 and BYTE low and reading the 8 most significant bits on pins DB17–DB10, then bringing BYTE high while holding BUS18/16 low. When BYTE is high, the medium bits (D9–D2) appear on pins DB17–DB10. The last read is done by bringing BUS18/16 high while holding BYTE high. When BUS18/16 is high, the lower two bits (D1–D0) appear on pins DB11–DB10. The last read cycle is not necessary if only the first 16 most significant bits are of interest.

All of these multiword read operations can be performed with multiple active  $\overline{RD}$  (toggling) or with  $\overline{RD}$  held low for simplicity. This is referred to as the AUTO READ operation.

DATA READ OUT **BYTE** BUS18/16 **PINS PINS** PINS **PINS PINS** DB17-DB12 **DB11-DB10** DB9-DB4 DB3-DB2 DB1-DB0 All One's D1-D0 All One's All One's All One's High High Low High All One's All One's All One's D1-D0 All One's

**Table 4. Conversion Data Read Out** 







#### **Table 4. Conversion Data Read Out (continued)**

	BUS18/16	DATA READ OUT									
BYTE		PINS DB17-DB12	PINS DB11-DB10	PINS DB9-DB4	PINS DB3-DB2	PINS DB1-DB0					
High	Low	D9-D4	D3-D2	All One's	All One's	All One's					
Low	Low	D17-D12	D11-D10	D9-D4	D3-D2	D1-D0					





11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
ADS8284IBRGCR	NRND	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS8284 B	
ADS8284IBRGCT	NRND	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS8284 B	
ADS8284IRGCR	NRND	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS8284	
ADS8284IRGCT	NRND	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS8284	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.





11-Apr-2013

#### PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8284IBRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
ADS8284IBRGCT	VQFN	RGC	64	250	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
ADS8284IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
ADS8284IRGCT	VQFN	RGC	64	250	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2

www.ti.com 26-Jan-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS8284IBRGCR	VQFN	RGC	64	2000	336.6	336.6	28.6
ADS8284IBRGCT	VQFN	RGC	64	250	336.6	336.6	28.6
ADS8284IRGCR	VQFN	RGC	64	2000	336.6	336.6	28.6
ADS8284IRGCT	VQFN	RGC	64	250	336.6	336.6	28.6



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



### RGC (S-PVQFN-N64)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

### RGC (S-PVQFN-N64)

#### PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>