DUAL DIGITAL ISOLATORS

FEATURES

- **1, 25, and 150-Mbps Signaling Rate Options**
  - **Low Channel-to-Channel Output Skew; 1 ns max**
  - **Low Pulse-width distortion (PWD); 1 ns max**
  - **Low Jitter Content; 1 ns Typ at 150 Mbps**
- **Typical 25-Year Life at Rated Voltage (see app. note SLLA197 and Figure 19)**
- **4000-V$_{peak}$ Isolation, 560 V peak V$_{IORM}$**
  - **UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2), IEC 61010-1**
  - **50 kV/μs Typical Transient Immunity**

- **Operates with 3.3-V or 5-V Supplies**
- **4 kV ESD Protection**
- **High Electromagnetic Immunity**
- **−40°C to 125°C Operating Range**

APPLICATIONS

- **Industrial Fieldbus**
  - **Modbus**
  - **Profibus™**
  - **DeviceNet™ Data Buses**
- **Computer Peripheral Interface**
- **Servo Control Interface**
- **Data Acquisition**

DESCRIPTION

The ISO7220 and ISO7221 are dual-channel digital isolators. To facilitate PCB layout, the channels are oriented in the same direction in the ISO7220 and in opposite directions in the ISO7221. These devices have a logic input and output buffer separated by TI's silicon-dioxide (SiO$_2$) isolation barrier, providing galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received every 4 µs, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state.

The small capacitance and resulting time constant provide very fast operation with signaling rates available from 0 Mbps (DC) to 150 Mbps.[1] The A- and C-option devices have TTL input thresholds and a noise filter at the input that prevents transient pulses from being passed to the output of the device. The M-option devices have CMOS Vcc/2 input thresholds and do not have the input noise-filter and the additional propagation delay.

These devices require two supply voltages of 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS.

These devices are characterized for operation over the ambient temperature range of −40°C to 125°C.

ISO7220xD

V$_{CC1}$ 1	8 V$_{CC2}$
INA 2	7 OUTA
INB 3	6 OUTB
GND1 4	5 GND2

ISO7221xD

V$_{CC1}$ 1	8 V$_{CC2}$
OUTA 2	7 INA
INB 3	6 OUTB
GND1 4	5 GND2

(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

⚠ Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DeviceNet is a trademark of Open DeviceNet Vendors Association.

PRODUCT PREVIEW

ISO7220
ISO7221

SLLS755C−JULY 2006−REVISED MAY 2007

TEXAS
INSTRUMENTS
www.ti.com

⚠ These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SINGLE-CHANNEL FUNCTION DIAGRAM

PRODUCT PREVIEW

AVAILABLE OPTIONS

PRODUCT	SIGNALING RATE	PACKAGE	INPUT THRESHOLD	CHANNEL DIRECTION	MARKED AS	ORDERING NUMBER
ISO7220A	1 Mbps	SOIC-8	≈ 1.5 V (TTL) (CMOS compatible)	Same direction	I7220A	ISO7220AD (rail)
						ISO7220ADR (reel)
ISO7220C	25 Mbps	SOIC-8	≈ 1.5 V (TTL) (CMOS compatible)		I7220C	ISO7220CD (rail)
						ISO7220CDR (reel)
ISO7220M	150 Mbps	SOIC-8	$V_{CC}/2$ (CMOS)		I7220M	ISO7220MD (rail)
						ISO7220MDR (reel)
ISO7221A	1 Mbps	SOIC-8	≈ 1.5 V (TTL) (CMOS compatible)	Opposite directions	I7221A	ISO7221AD (rail)
						ISO7221ADR (reel)
ISO7221C	25 Mbps	SOIC-8	≈ 1.5 V (TTL) (CMOS compatible)		TI7221C	ISO7221CD (rail)
						ISO7221CDR (reel)
ISO7221M	150 Mbps	SOIC-8	$V_{CC}/2$ (CMOS)		I7221M	ISO7221MD (rail)
						ISO7221MDR (reel)

REGULATORY INFORMATION

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program[1]
File Number: 40014131	File Number: 1698195	File Number: E181974

(1)   Production tested ≥3000 VRMS for 1 second in accordance with UL 1577.

ABSOLUTE MAXIMUM RATINGS[1]

				VALUE	UNIT
V_{CC}	Supply voltage[2], V_{CC1}, V_{CC2}			−0.5 to 6	V
V_I	Voltage at IN, OUT			−0.5 to 6	V
I_O	Output current			±15	mA
ESD	Electrostatic discharge	Human Body Model	Electrostatic discharge JEDEC Standard 22, Test Method A114-C.01	±4	kV
		Field-Induced-Charged Device Model	JEDEC Standard 22, Test Method C101 (All pins)	±1	
		Machine Model	ANSI/ESDS5.2-1996	±200	V
T_J	Maximum junction temperature			170	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage, V_{CC1}, V_{CC2}		4.5		5.5	V
			3		3.6	
I_{OH}	High-level output current				4	mA
I_{OL}	Low-level output current		−4			mA
t_{ui}	Input pulse width	ISO722xA	1			µs
		ISO722xC	40			ns
		ISO722xM	6.67	5		
$1/t_{ui}$	Signaling rate	ISO722xA	0	250	1000	kbps
		ISO722xC	0	30	25	Mbps
		ISO722xM	0	200[1]	150	
V_{IH}	High-level input voltage	ISO722xA, ISO722xC	2		V_{CC}	V
V_{IL}	Low-level input voltage		0		0.8	V
V_{IH}	High-level input voltage	ISO722xM	0.7 V_{CC}		V_{CC}	V
V_{IL}	Low-level input voltage		0		0.3 V_{CC}	V
T_J	Junction temperature		−40		150	°C
H	External magnetic field-strength immunity per IEC 61000-4-8 & IEC 61000-4-9 certification				1000	A/m

(1) Typical sigalling rate under ideal conditions at 25°C.

PRODUCT PREVIEW

TEXAS INSTRUMENTS
www.ti.com

PRODUCT PREVIEW

ELECTRICAL CHARACTERISTICS

V_{CC1} and V_{CC2} at 5-V operatjion, over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY CURRENT								
I_{CC1}	ISO7220A, ISO7220C, ISO7220M	Quiescent	$V_I = V_{CC}$ or 0 V, no load			1	2	mA
	ISO7221A, ISO7221C, ISO7221M	Quiescent				8.5	17	
	ISO7220A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load			2	3	
	ISO7221A					10	18	
	ISO7220C, ISO7220M	25 Mbps	$V_I = V_{CC}$ or 0 V, no load			4	9	
	ISO7221C, ISO7221M					12	22	
I_{CC2}	ISO7220A, ISO7220C, ISO7220M	Quiescent	$V_I = V_{CC}$ or 0 V, no load			16	31	
	ISO7221A, ISO7221C, ISO7221M	Quiescent				8.5	17	
	ISO7220A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load			17	32	
	ISO7221A					10	18	
	ISO7220C, ISO7220M	25 Mbps	$V_I = V_{CC}$ or 0 V, no load			20	34	
	ISO7221C, ISO7221M					12	22	
V_{OH}	High-level output voltage		$I_{OH} = -4$ mA, See Figure 1		$V_{CC}- 0.8$	4.6		V
			$I_{OH} = -20$ μA, See Figure 1		$V_{CC}- 0.1$	5		
V_{OL}	Low-level output voltage		$I_{OL} = 4$ mA, See Figure 1			0.2	0.4	V
			$I_{OL} = 20$ μA, See Figure 1			0	0.1	
$V_{I(HYS)}$	Input voltage hysteresis					150		mV
I_{IH}	High-level input current		IN from 0 V to V_{CC}				10	μA
I_{IL}	Low-level input current				−10			
C_I	Input capacitance to ground		IN at V_{CC}, $V_I = 0.4$ sin (4E6πt)			1		pF
CMTI	Common-mode transient immunity		$V_I = V_{CC}$ or 0 V, See Figure 3		25	50		kV/μs

SWITCHING CHARACTERISTICS

V_{CC1} and V_{CC2} at 5-V operation, over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pLH}, t_{pHL}	Propagation delay	ISO722xA		280	405	475	ns
PWD	Pulse-width distortion $|t_{pHL}- t_{pLH}|$[1]				1	14	
t_{pLH}, t_{pHL}	Propagation delay	ISO722xC	See Figure 1	22	32	42	ns
PWD	Pulse-width distortion $|t_{pHL}- t_{pLH}|$[1]				1	2	
t_{pLH}, t_{pHL}	Propagation delay	ISO722xM		6	10	16	
PWD	Pulse-width distortion $|t_{pHL}- t_{pLH}|$[1]				0.5	1	
$t_{sk(pp)}$	Part-to-part skew	ISO722xA				180	ns
		ISO722xC				10	
		ISO722xM				3	
$t_{sk(o)}$	Channel-to-channel output skew	ISO7220A			3	15	ns
		ISO7220C/M			0.2	1	
t_r	Output signal rise time		See Figure 1			1	ns
t_f	Output signal fall time					1	
t_{fs}	Failsafe output delay time from input power loss		See Figure 2			3	μs
$t_{jit(p-p)}$	Peak-to-peak eye-pattern jitter	ISO722xM	150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 4, Figure 16			1	ns
			150 Mbps unrestricted bit run length data input, both channels, See Figure 4			2	

(1) Also referred to as pulse skew.

Submit Documentation Feedback

ELECTRICAL CHARACTERISTICS

V_{CC1} at 5 V, V_{CC2} at 3.3 V operation, over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT							
I_{CC1}	ISO7220A, ISO7220C, ISO7220M	Quiescent	$V_I = V_{CC}$ or 0 V, no load		1	2	mA
	ISO7221A, ISO7221C, ISO7221M				8.5	17	
	ISO7220A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load		2	3	
	ISO7221A				10	18	
	ISO7220C, ISO7220M	25 Mbps	$V_I = V_{CC}$ or 0 V, no load		4	9	
	ISO7221C, ISO7221M				12	22	
I_{CC2}	ISO7220A, ISO7220C, ISO7220M	Quiescent	$V_I = V_{CC}$ or 0 V, no load		8	18	
	ISO7221A, ISO7221C, ISO7221M				4.3	9.5	
	ISO7220A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load		9	19	
	ISO7221A				5	11	
	ISO7220C, ISO7220M	25 Mbps	$V_I = V_{CC}$ or 0 V, no load		10	20	
	ISO7221C, ISO7221M				6	12	
V_{OH}	High-level output voltage	ISO7220x	$I_{OH} = -4$ mA, See Figure 1	$V_{CC}- 0.4$			V
		ISO7221x (5-V side)		$V_{CC}- 0.8$			
			$I_{OH} = -20$ µA, See Figure 1	$V_{CC}- 0.1$			
V_{OL}	Low-level output voltage		$I_{OL} = 4$ mA, See Figure 1			0.4	V
			$I_{OL} = 20$ µA, See Figure 1			0.1	
$V_{I(HYS)}$	Input voltage hysteresis				150		mV
I_{IH}	High-level input current		IN from 0 V to V_{CC}			10	µA
I_{IL}	Low-level input current				−10		
C_I	Input capacitance to ground		IN at V_{CC}, $V_I = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity		$V_I = V_{CC}$ or 0 V, See Figure 3	15	40		kV/µs

SWITCHING CHARACTERISTICS

V_{CC1} at 5 V, V_{CC2} at 3.3 V operation, over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pLH}, t_{pHL}	Propagation delay	ISO722xA		285	410	480	ns
PWD	Pulse-width distortion $|t_{pHL}- t_{pLH}|$ [1]				1	14	
t_{pLH}, t_{pHL}	Propagation delay	ISO722xC	See Figure 1	25	36	48	ns
PWD	Pulse-width distortion $|t_{pHL}- t_{pLH}|$ [1]				1	2	
t_{pLH}, t_{pHL}	Propagation delay	ISO722xM		7	12	20	
PWD	Pulse-width distortion $|t_{pHL}- t_{pLH}|$ [1]				0.5	1	
$t_{sk(pp)}$	Part-to-part skew	ISO722xA				180	ns
		ISO722xC				10	
		ISO722xM				5	
$t_{sk(o)}$	Channel-to-channel output skew	ISO7220A			3	15	
		ISO7220C/M			0.2	1	
t_r	Output signal rise time		See Figure 1		2		ns
t_f	Output signal fall time				2		
t_{fs}	Failsafe output delay time from input power loss		See Figure 2		3		µs
$t_{jit(p-p)}$	Peak-to-peak eye-pattern jitter	ISO722xM	150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 4, Figure 16		1		ns
			150 Mbps unrestricted bit run length data input, both channels, See Figure 4		2		

(1)   Also referred to as pulse skew.

PRODUCT PREVIEW

PRODUCT PREVIEW

ELECTRICAL CHARACTERISTICS

V_{CC1} at 3.3 V, V_{CC2} at 5 V operation, over recommended operating conditions (unless otherwise noted)

| PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY CURRENT								
I_{CC1}	ISO7220A, ISO7220C, ISO7220M	Quiescent	$V_I = V_{CC}$ or 0 V, no load			0.6	1	mA
	ISO7221A, ISO7221C, ISO7221M					4.3	9.5	
	ISO7220A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load			1	2	
	ISO7221A					5	11	
	ISO7220C, ISO7220M	25 Mbps	$V_I = V_{CC}$ or 0 V, no load			2	4	
	ISO7221C, ISO7221M					6	12	
I_{CC2}	ISO7220A, ISO7220C, ISO7220M	Quiescent	$V_I = V_{CC}$ or 0 V, no load			16	31	
	ISO7221A, ISO7221C, ISO7221M					8.5	17	
	ISO7220A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load			18	32	
	ISO7221A					10	18	
	ISO7220C, ISO7220M	25 Mbps	$V_I = V_{CC}$ or 0 V, no load			20	34	
	ISO7221C, ISO7221M					12	22	
V_{OH}	High-level output voltage	ISO7220x	$I_{OH} = -4$ mA, See Figure 1		$V_{CC}- 0.8$			V
		ISO7221x (3.3-V side)			$V_{CC}- 0.4$			
			$I_{OH} = -20$ µA, See Figure 1		$V_{CC}- 0.1$			
V_{OL}	Low-level output voltage		IOL = 4 mA, See Figure 1				0.4	
			IOL = 20 µA, See Figure 1			0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis					150		mV
I_{IH}	High-level input current		IN from 0 V or V_{CC}				10	µA
I_{IL}	Low-level input current				−10			
C_I	Input capacitance to ground		IN at V_{CC}, $V_I = 0.4 \sin (4E6\pi t)$			1		pF
CMTI	Common-mode transient immunity		$V_I = V_{CC}$ or 0 V, See Figure 3		15	40		kV/µs

SWITCHING CHARACTERISTICS

V_{CC1} at 3.3 V, V_{CC2} at 5 V operation, over recommended operating conditions (unless otherwise noted)

| PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pLH}, t_{pHL}	Propagation delay	ISO722xA	See Figure 1	285	395	480	
PWD	Pulse-width distortion $\|t_{pHL}- t_{pLH}\|$ [1]				1	18	
t_{pLH}, t_{pHL}	Propagation delay	ISO722xC		25	36	48	
PWD	Pulse-width distortion $\|t_{pHL}- t_{pLH}\|$ [1]				1	3	
t_{pLH}, t_{pHL}	Propagation delay	ISO722xM		7	12	21	
PWD	Pulse-width distortion $\|t_{pHL}- t_{pLH}\|$ [1]				0.5	1	ns
$t_{sk(pp)}$	Part-to-part skew	ISO722xA				190	
		ISO722xC				10	
		ISO722xM				5	
$t_{sk(o)}$	Channel-to-channel output skew	ISO7220A			3	15	
		ISO7220C/M			0.2	1	
t_r	Output signal rise time		See Figure 1		1		
t_f	Output signal fall time				1		
t_{fs}	Failsafe output delay time from input power loss		See Figure 2		3		µs
$t_{jit(p-p)}$	Peak-to-peak eye-pattern jitter	ISO722xM	150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 4, Figure 16		1		ns
			150 Mbps unrestricted bit run length data input, both channels, See Figure 4		2		

(1) Also referred to as pulse skew.

ELECTRICAL CHARACTERISTICS

V_{CC1} and V_{CC2} at 3.3 V operation, over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY CURRENT								
I_{CC1}	ISO7220A, ISO7220C, ISO7220M	Quiescent	$V_I = V_{CC}$ or 0 V, no load			0.6	1	mA
	ISO7221A, ISO7221C, ISO7221M					4.3	9.5	
	ISO7220A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load			1	2	
	ISO7221A					5	11	
	ISO7220C, ISO7220M	25 Mbps	$V_I = V_{CC}$ or 0 V, no load			2	4	
	ISO7221C, ISO7221M					6	12	
I_{CC2}	ISO7220A, ISO7220C, ISO7220M	Quiescent	$V_I = V_{CC}$ or 0 V, no load			8	18	
	ISO7221A, ISO7221C, ISO7221M					4.3	9.5	
	ISO7220A	1 Mbps	$V_I = V_{CC}$ or 0 V, no load			9	19	
	ISO7221A					5	11	
	ISO7220C, ISO7220M	25 Mbps	$V_I = V_{CC}$ or 0 V, no load			10	20	
	ISO7221C, ISO7221M					6	12	
V_{OH}	High-level output voltage		$I_{OH} = -4$ mA, See Figure 1	$V_{CC}- 0.4$	3			V
			$I_{OH} = -20$ µA, See Figure 1	$V_{CC}- 0.1$	3.3			
V_{OL}	Low-level output voltage		$I_{OL} = 4$ mA, See Figure 1		0.2	0.4		
			$I_{OL} = 20$ µA, See Figure 1		0	0.1		
$V_{I(HYS)}$	Input voltage hysteresis					150		mV
I_{IH}	High-level input current		IN from 0 V or V_{CC}				10	µA
I_{IL}	Low-level input current				−10			
C_I	Input capacitance to ground		IN at V_{CC}, $V_I = 0.4$ sin (4E6πt)			1		pF
CMTI	Common-mode transient immunity		$V_I = V_{CC}$ or 0 V, See Figure 3		15	40		kV/µs

SWITCHING CHARACTERISTICS

V_{CC1} and V_{CC2} at 3.3 V operation, over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{pLH}, t_{pHL}	Propagation delay	ISO722xA	See Figure 1	290	400	485	ns
PWD	Pulse-width distortion $|t_{pHL}- t_{pLH}|$ [1]				1	18	
t_{pLH}, t_{pHL}	Propagation delay	ISO722xC		26	40	52	
PWD	Pulse-width distortion $|t_{pHL}- t_{pLH}|$ [1]				1	3	
t_{pLH}, t_{pHL}	Propagation delay	ISO722xM		8	16	25	
PWD	Pulse-width distortion $|t_{pHL}- t_{pLH}|$ [1]				0.5	1	
$t_{sk(pp)}$	Part-to-part skew	ISO722xA				190	
		ISO722xC				10	
		ISO722xM				5	
$t_{sk(o)}$	Channel-to-channel output skew	ISO7220A			3	15	
		ISO7220C/M			0.2	1	
t_r	Output signal rise time		See Figure 1		2		
t_f	Output signal fall time				2		
t_{fs}	Failsafe output delay time from input power loss		See Figure 2		3		µs
$t_{jit(p-p)}$	Peak-to-peak eye-pattern jitter	ISO722xM	150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 4, Figure 16		1		ns
			150 Mbps unrestricted bit run length data input, both channels, See Figure 4		2		

(1) Also referred to as pulse skew.

PRODUCT PREVIEW

ISO7220
ISO7221
SLLS755C−JULY 2006−REVISED MAY 2007

TEXAS
INSTRUMENTS
www.ti.com

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION

A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, t_r≤ 3 ns, t_f≤ 3 ns, Z_O = 50Ω.

B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

**Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms**

A. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 2. Failsafe Delay Time Test Circuit and Voltage Waveforms

A. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 3. Common-Mode Transient Immunity Test Circuit

NOTE: PRBS bit pattern run length is 2^{16}− 1. Transition time is 800 ps.

Figure 4. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform

DEVICE INFORMATION

IEC PACKAGE CHARACTERISTICS

	PARAMETER	TEST CONDITIONS		MIN TYP MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	SOIC-8	4.8	mm
L(I02)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface		4.3	mm
CTI	Tracking resistance (Comparative Tracking Index)	DIN IEC 60112 / VDE 0303 Part 1		≥175	V
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation		0.008	mm
R_{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, T_A < 100°C		>10^{12}	Ω
		Input to output, V_{IO} = 500 V, 100°C ≤ T_A≤ max		>10^{11}	Ω
C_{IO}	Barrier capacitance Input to output	V_I = 0.4 sin (4E6πt)		1	pF
C_I	Input capacitance to ground	V_I = 0.4 sin (4E6πt)		1	pF

NOTE: Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the *Isolation Glossary*. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

IEC 60664-1 RATINGS TABLE

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	IIIa
Installation classification	Rated mains voltage ≤150 VRMS	I-IV
	Rated mains voltage ≤300 VRMS	I-III
	Rated mains voltage ≤400 VRMS	I-II

IEC 60747-5-2 INSULATION CHARACTERISTICS[1]

	PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT
V_{IORM}	Maximum working insulation voltage		560	V
V_{PR}	Input to output test voltage	Method b1, V_{PR} = V_{IORM}× 1.875, 100% Production test with t = 1 s, Partial discharge <5 pC	1050	
V_{IOTM}	Transient overvoltage	t = 60 s	4000	
R_S	Insulation resistance	V_{IO} = 500 V at T_S	>10^9	Ω
	Pollution degree		2	

(1) Climatic Classification 40/125/21

PRODUCT PREVIEW

ISO7220
ISO7221
SLLS755C−JULY 2006−REVISED MAY 2007

TEXAS
INSTRUMENTS
www.ti.com

PRODUCT PREVIEW

DEVICE I/O SCHEMATICS

IEC SAFETY LIMITING VALUES

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_S	Safety input, output, or supply current	SOIC-8	θ_{JA} = 212°C/W, V_I = 5.5 V, T_J = 170°C, T_A = 25°C			124	mA
			θ_{JA} = 212°C/W, V_I = 3.6 V, T_J = 170°C, T_A = 25°C			190	
T_S	Maximum case temperature	SOIC-8				150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

SOIC-8 PACKAGE THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
θ_{JA}	Junction-to-air	Low-K Thermal Resistance[1]		212		°C/W
		High-K Thermal Resistance		122		
θ_{JB}	Junction-to-Board Thermal Resistance			37		
θ_{JC}	Junction-to-Case Thermal Resistance			69.1		
P_D	Device Power Dissipation	ISO722xM	V_{CC1} = V_{CC2} = 5.5 V, T_J = 150°C, C_L = 15 pF, Input a 150 Mbps 50% duty cycle square wave			390	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

Figure 5. SOIC-8 θ_{JC} THERMAL DERATING CURVE per IEC 60747-5-2

DEVICE FUNCTION TABLE

Table 1. ISO7220x or ISO7221x[1]

INPUT SIDE V_{CC}	OUTPUT SIDE V_{CC}	INPUT IN	OUTPUT OUT
PU	PU	H	H
		L	L
		Open	H
PD	PU	X	H

(1) PU = Powered Up(Vcc ≥ 3.0V); PD = Powered Down (Vcc ≤ 2.5V); X = Irrelevant; H = High Level; L = Low Level

TYPICAL CHARACTERISTIC CURVES

ISO722xM SINGLE-CHANNEL RMS SUPPLY CURRENT vs SIGNALING RATE (Mbps)

Figure 6.

ISO722xM SINGLE-CHANNEL RMS SUPPLY CURRENT vs SIGNALING RATE (Mbps)

Figure 7.

TYPICAL CHARACTERISTIC CURVES (continued)

PROPAGATION DELAY
vs
FREE-AIR TEMPERATURE, ISO722xA

Figure 8.

PROPAGATION DELAY
vs
FREE-AIR TEMPERATURE, ISO722xC

Figure 9.

PROPAGATION DELAY
vs
FREE-AIR TEMPERATURE, ISO722xM

Figure 10.

ISO722xA AND ISO722xC INPUT VOLTAGE LOW-TO-HIGH
SWITCHING THRESHOLD
vs
FREE-AIR TEMPERATURE

Figure 11.

PRODUCT PREVIEW

TYPICAL CHARACTERISTIC CURVES (continued)

**ISO722xM INPUT VOLTAGE HIGH-TO-LOW
vs
FREE-AIR TEMPERATURE**

Figure 12.

**V$_{CC}$ FAILSAFE THRESHOLD
vs
FREE-AIR TEMPERATURE**

Figure 13.

**HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE**

Figure 14.

**LOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE**

Figure 15.

PRODUCT PREVIEW

ISO7220
ISO7221
SLLS755C−JULY 2006−REVISED MAY 2007

TEXAS
INSTRUMENTS
www.ti.com

PRODUCT PREVIEW

TYPICAL CHARACTERISTIC CURVES (continued)

ISO722xM JITTER
vs
SIGNALING RATE

Figure 16.

APPLICATION INFORMATION

Typical Applications

Figure 17. Typical ISO7220 Application Circuit

Figure 18. Typical ISO7221 Application Circuit

TEXAS
INSTRUMENTS

APPLICATION INFORMATION (continued)

Figure 19. Time Dependent Dielectric Breakdown Test Results

PRODUCT PREVIEW

PRODUCT PREVIEW

ISOLATION GLOSSARY

Creepage Distance— The shortest path between two conductive input to output leads measured along the surface of the insulation. The shortest distance path is found around the end of the package body.

Clearance— The shortest distance between two conductive input to output leads measured through air (line of sight).

Input-to Output Barrier Capacitance -- The total capacitance between all input terminals connected together, and all output terminals connected together.

Input-to Output Barrier Resistance -- The total resistance between all input terminals connected together, and all output terminals connected together.

Primary Circuit -- An internal circuit directly connected to an external supply mains or other equivalent source which supplies the primary circuit electric power.

Secondary Circuit -- A circuit with no direct connection to primary power, and derives its power from a separate isolated source.

Comparative Tracking Index (CTI) -- CTI is an index used for electrical insulating materials which is defined as the numerical value of the voltage which causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface -- the higher CTI value of the insulating material, the smaller the minimum creepage distance.

Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is generated. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. This process is known as *tracking*.

TEXAS
INSTRUMENTS
www.ti.com

ISO7220
ISO7221

SLLS755C−JULY 2006−REVISED MAY 2007

ISOLATION GLOSSARY (continued)

Insulation:

Operational insulation -- Insulation needed for the correct operation of the equipment.

Basic insulation -- Insulation to provide basic protection against electric shock.

Supplementary insulation -- Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation.

Double insulation -- Insulation comprising both basic and supplementary insulation.

Reinforced insulation -- A single insulation system which provides a degree of protection against electric shock equivalent to double insulation.

Pollution Degree:

Pollution Degree 1 -- No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence.

Pollution Degree 2 -- Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation must be expected.

Pollution Degree 3 -- Conductive pollution occurs or dry nonconductive pollution occurs which becomes conductive due to condensation which is to be expected.

Pollution Degree 4– Continuous conductivity occurs due to conductive dust, rain, or other wet conditions.

Installation Category:

Overvoltage Category -- This section is directed at insulation co-ordination by identifying the transient overvoltages which may occur, and by assigning 4 different levels as indicated in IEC 60664.
   I: Signal Level -- Special equipment or parts of equipment.
   II: Local Level -- Portable equipment etc.
   III: Distribution Level -- Fixed installation
   IV: Primary Supply Level -- Overhead lines, cable systems

Each category should be subject to smaller transients than the category above.

PRODUCT PREVIEW

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
ISO7220AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220A	Samples
ISO7220ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220A	Samples
ISO7220ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220A	Samples
ISO7220ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220A	Samples
ISO7220CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220C	Samples
ISO7220CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220C	Samples
ISO7220CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220C	Samples
ISO7220CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220C	Samples
ISO7220MD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7220MDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7220MDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7220MDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7221AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
ISO7221CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples
ISO7221CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples
ISO7221CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples
ISO7221MD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples
ISO7221MDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples
ISO7221MDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples
ISO7221MDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7220A, ISO7221A, ISO7221C :

- Automotive: ISO7220A-Q1, ISO7221A-Q1, ISO7221C-Q1

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7220ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7220MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7220ADR	SOIC	D	8	2500	367.0	367.0	35.0
ISO7220MDR	SOIC	D	8	2500	367.0	367.0	35.0
ISO7221ADR	SOIC	D	8	2500	367.0	367.0	35.0
ISO7221CDR	SOIC	D	8	2500	367.0	367.0	35.0
ISO7221MDR	SOIC	D	8	2500	367.0	367.0	35.0

D (R−PDSO−G8) PLASTIC SMALL OUTLINE

0.197 (5,00)
0.189 (4,80)
C

8 5

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80)
D

Pin 1
Index Area

1 4

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) M

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

Gauge Plane

0.004 (0,10)

Seating Plane

0.010 (0,25)

0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−3/M 06/11

NOTES: A. All linear dimensions are in inches (millimeters).
        B. This drawing is subject to change without notice.
        C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
        D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
        E. Reference JEDEC MS−012 variation AA.

TEXAS INSTRUMENTS
www.ti.com

D (R-PDSO-G8)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

6x1,27

8x0,55

6x1,27

8x1,50

5,40

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

Example
Solder Mask Opening
(See Note E)

0,07

All Around

4211283-2/E 08/12

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC-7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		