Gigabit 4 x 4 CROSSPOINT SWITCH

FEATURES

- **Up to 2.5-Gbps Operation**
- **Non-Blocking Architecture Allows Each Output to Be Connected to Any Input**
- **30 ps of Deterministic Jitter**
- **Selectable Transmit Preemphasis Per Lane**
- **Selectable Receive Equalization**
- **Available Packaging: 48-Pin QFN**
- **Propagation Delay Times: 500 ps Typical**
- **Inputs Electrically Compatible With CML Signal Levels**
- **Operates From a Single 3.3-V Supply**
- **Ability to Place Ouputs in High-Impedance State**
- **Low Power: 560 mW**
- **Integrated Termination Resistors**

APPLICATIONS

- **Clock Buffering/Clock MUXing**
- **Wireless Base Stations**
- **High-Speed Network Routing**
- **Telecom/Datacom**

DESCRIPTION

The SN65LVCP204 is a 4×4 non-blocking crosspoint switch in a flow-through pinout that allows for ease in PCB layout. VML signaling is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 4:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve high signaling speeds while maintaining low signal skews. The SN65LVCP204 incorporates 100-Ω termination resistors for those applications where board space is at a premium. Transmit preemphasis and receive equalization are built in for superior signal integrity performance.

The SN65LVCP204 is characterized for operation from –40°C to 85°C.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

LOGIC DIAGRAM

Note:

V_{BB}: Receiver input internal biasing voltage (allows ac coupling)

EQ: Input equalizer (compensates for frequency dependent transmission line loss of backplanes)

R_T: Internal 50-Ω receiver termination (100-Ω differential)

Preemphasis: Output precompensation for transmission line losses

TERMINAL FUNCTIONS

TERMINAL		TYPE	DESCRIPTION
NAME	NO.		
High Speed I/O			
xA xB	3, 6, 9, 16 4, 7, 10, 17	Differential inputs (with 50-Ω termination to V_{BB}) xA = P; xB = N	Line-side differential inputs, CML compatible
xY xZ	41, 34, 31, 28 40, 33, 30, 27	Differential output xY = P; xZ = N	Switch-side differential outputs, VML
Control Signals			
xDE	45, 38, 37, 25	Input	Data enable; active low; LVTTL; when not enabled, the ouput is in the high-impedance state for power savings.
S10–S41	47, 48, 1, 2, 13, 14, 19, 20	Input; S1x = channel 1, bit x	Switching selection; LVTTL

Product Folder Link(s): *SN65LVCP204*

TERMINAL FUNCTIONS (continued)

TERMINAL		TYPE	DESCRIPTION
NAME	NO.		
P11–P42	43, 44, 35, 36, 23, 24, 21, 22	Input; P1x = channel 1, bit x	Output preemphasis control; LVTTL
EQ	11	Input; selection for receive equalization setting	EQ = 1 (default) is for the 5-dB setting, EQ = 0 is for the 12-dB setting
Power Supply			
VCC	8, 18, 29, 39, 46	Power	Power supply 3.3 V ±5%
GND	5, 15, 26, 32, 42		Ground
Thermal pad			The ground center pad of the package must be connected to GND plane.
V_{BB}	12	Input	Receiver input biasing voltage

## EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS


Figure 1. Equivalent Input Circuit Design

Figure 2. Common-Mode Output Voltage Test Circuit

Table 1. CROSSPOINT LOGIC TABLES

OUTPUT CHANNEL 1			OUTPUT CHANNEL 2			OUTPUT CHANNEL 3			OUTPUT CHANNEL 4		
CONTROL PINS		INPUT SELECTED	CONTROL PINS		INPUT SELECTED	CONTROL PINS		INPUT SELECTED	CONTROL PINS		INPUT SELECTED
S10	S11	1Y/1Z	S20	S21	2Y/2Z	S30	S31	3Y/3Z	S40	S41	4Y/4Z
0	0	1A/1B	0	0	1A/1B	0	0	1A/1B	0	0	1A/1B
0	1	2A/2B	0	1	2A/2B	0	1	2A/2B	0	1	2A/2B
1	0	3A/3B	1	0	3A/3B	1	0	3A/3B	1	0	3A/3B
1	1	4A/4B	1	1	4A/4B	1	1	4A/4B	1	1	4A/4B

AVAILABLE OPTIONS

T_A	DESCRIPTION	PACKAGED DEVICE[1]
		RGZ (48-Pin) (Orderable)
−40°C to 85°C	Serial multiplexer	SN65LVCP204RGZ

(1)   The package is available taped and reeled. Add an R suffix to device types (e.g., SN65LVCP204RGZR).

PACKAGE THERMAL CHARACTERISTICS

PACKAGE THERMAL CHARACTERISTICS[1]		NOM	UNIT
θ_{JA} (junction-to-ambient)	Four-layer JEDEC board (JESD51-7) using eight GND-vias of 0.3-mm diameter on the center pad as shown in the section: *Recommended PCB footprint* with boundary and environment conditions of JEDEC board (JESD51-2)	33	°C/W
θ_{JB} (junction-to-board)		20	°C/W
θ_{JC} (junction-to-case)		23.6	°C/W
Ψ-jt (junction-to-top pseudo)		0.6	°C/W
Ψ-jb (junction-to-board pseudo)		19.4	°C/W
θ_{JP} (junction-to-pad)		5.4	°C/W

(1)   See the *IC Package Thermal Metrics* application report SPRA953 for a detailed explanation of thermal parameters.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)[1]

			UNIT
V_{CC}	Supply-voltage range[2]		−0.5 V to 6 V
	Voltage range	Control inputs, all outputs	−0.5 V to (V_{CC} + 0.5 V)
		Receiver inputs	−0.5 V to 4 V
	ESD	Human-body model[3] All pins	3 kV
		Charged-device model[4] All pins	500 V
T_J	Maximum junction temperature		See *Package Thermal Characteristics* table
	Moisture sensitivity level		2
	Reflow temperature package soldering, 4 seconds		260°C

(1)   Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2)   All voltage values, except differential I/O bus voltages, are with respect to the ground terminals.
(3)   Tested in accordance with JEDEC Standard 22, Test Method A114-A.
(4)   Tested in accordance with JEDEC Standard 22, Test Method C101.

Product Folder Link(s): *SN65LVCP204*

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
dR	Operating data rate				2.5	Gbps
V_{CC}	Supply voltage		3.135	3.3	3.465	V
$V_{CC(N)}$	Supply-voltage noise amplitude	10 Hz to 1.25 GHz			20	mV
T_J	Junction temperature				125	°C
T_A	Operating free-air temperature[1]		−40		85	°C
DIFFERENTIAL INPUTS						
V_{ID}	Receiver peak-to-peak differential input voltage[2]	$dR_{(in)}$ ≤ 1.25 Gbps	100		1750	mV_{PP}
		1.25 Gbps < $dR_{(in)}$ ≤ 2.5 Gbps	100		1560	mV_{PP}
		$dR_{(in)}$ > 2.5 Gbps	100		1000	mV_{PP}
V_{ICM}	Receiver common-mode input voltage	Note: for best jitter performance, ac coupling is recommended.	1.5	1.6	$V_{CC} - \frac{|V_{ID}|}{2}$	V
CONTROL INPUTS						
V_{IH}	High-level input voltage		2		V_{CC} + 0.3	V
V_{IL}	Low-level input voltage		−0.3		0.8	V
DIFFERENTIAL OUTPUTS						
R_L	Differential load resistance		80	100	120	Ω

(1)   Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.
(2)   Differential input voltage V_{ID} is defined as | IN+ − IN− |.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
DIFFERENTIAL INPUTS						
V_{IT+}	Positive-going differential input, high threshold				50	mV
V_{IT-}	Negative-going differential input, low threshold		−50			mV
$A_{(EQ)}$	Equalizer gain	at 1.25 GHz (EQ = 0)		12		dB
$R_{T(D)}$	Termination resistance, differential		80	100	120	Ω
V_{BB}	Open-circuit input voltage (input self-bias voltage)	AC-coupled inputs		1.6		V
$R_{(BBDC)}$	Biasing network dc impedance			30		kΩ
$R_{(BBAC)}$	Biasing network ac impedance	375 MHz		42		Ω
DIFFERENTIAL OUTPUTS						
V_{ODH}	High-level output voltage	R_L = 100 Ω ±1%, Px2 = Px1 = 0; 2.5 Gbps alternating 1010-pattern; Figure 3		650		mV_{PP}
V_{ODL}	Low-level output voltage			−650		mV_{PP}
$V_{ODB(PP)}$	Output differential voltage without preemphasis[2]		1000	1300	1500	mV_{PP}
V_{OCM}	Output common-mode voltage			1.65		V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 2		1		mV

(1)   All typical values are at T_A = 25°C and V_{CC} = 3.3-V supply unless otherwise noted. They are for reference purposes and are not production tested.
(2)   Differential output voltage $V_{(ODB)}$ is defined as | OUT+ − OUT− |.

ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP[1]	MAX	UNIT
$V_{(PE)}$	Output preemphasis voltage ratio, $\dfrac{V_{ODB(PP)}}{V_{ODPE(PP)}}$	$R_L = 100\ \Omega\pm1\%$; x = L or S; See Figure 3	Px2:Px1 = 00		0		dB
			Px2:Px1 = 01		3		
			Px2:Px1 = 10		6		
			Px2:Px1 = 11		9		
$t_{(PRE)}$	Preemphasis duration measurement	Output preemphasis is set to 9 dB during test; Pxx = 1; Measured with a 100-MHz clock signal; $R_L = 100\ \Omega \pm1\%$, See Figure 4			175		ps
R_O	Output resistance	Differential on-chip termination between OUT+ and OUT−			100		Ω
CONTROL INPUTS							
I_{IH}	High-level input current	$V_{IN} = VCC$				5	μA
I_{IL}	Low-level input current	$V_{IN} = GND$		−125	−90		μA
$R_{(PU)}$	Pullup resistance				35		$k\Omega$
POWER CONSUMPTION							
P_D	Device power dissipation	All outputs terminated 100 Ω			560	750	mW
P_Z	Device power dissipation in high-impedance state	All outputs in high-impedance state				600	mW
I_{CC}	Device current consumption	All outputs terminated 100 Ω PRBS $2^7 - 1$ pattern at 2.5 Gbps				220	mA

SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
MULTIPLEXER						
$t_{(SM)}$	Multiplexer switch time	Multiplexer to valid output		3	6	ns
DIFFERENTIAL OUTPUTS						
t_{PLH}	Low-to-high propagation delay	Propagation delay, input to output See Figure 6		0.5	0.7	ns
t_{PHL}	High-to-low propagation delay			0.5	0.7	ns
t_r	Rise time	20% to 80% of $V_{O(DB)}$; test pattern: 100-MHz clock signal; see Figure 5 and Figure 8		110		ps
t_f	Fall time			110		ps
$t_{sk(p)}$	Pulse skew, $\mid t_{PHL} - t_{PLH} \mid$[2]				20	ps
$t_{sk(o)}$	Output skew[3]	All outputs terminated with 100 Ω		25	100	ps
$t_{sk(pp)}$	Part-to-part skew[4]				300	ps
t_{zd}	Switch time, hi-Z state to disable	50 Ω to Vcm and 150-pF load on each output			20	ns
t_{ze}	Switch time, hi-Z state to enable	50 Ω to Vcm and 150-pF load on each output			10	ns
RJ	Device random jitter, rms	See Figure 8 for test circuit. BERT setting 10^{-15} Alternating 10-pattern.		0.8	2	ps-rms

(1) All typical values are at 25°C and with 3.3-V supply, unless otherwise noted.
(2) $t_{sk(p)}$ is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any output of a single device.
(3) $t_{sk(o)}$ is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any two outputs of a single device.
(4) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

Product Folder Link(s): *SN65LVCP204*

SWITCHING CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP[1]	MAX	UNIT
DJ	Intrinsic deterministic device jitter [5][6], peak-to-peak	0 dB preemphasis (PREx_x = 0); See Figure 8 for the test circuit.	PRBS $2^7 - 1$ pattern	2.5 Gbps			30	ps
	Absolute deterministic output jitter[7], peak-to-peak	0 dB preemphasis (PREx_x = 0); See Figure 8 for the test circuit.	PRBS $2^7 - 1$ pattern	1.25 Gbps; EQ = 1 Over 25-inch (63,5-cm) FR4 trace		7		ps

(5) Intrinsic deterministic device jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation $(DJ_{(OUT)} - DJ_{(IN)})$, where $DJ_{(OUT)}$ is the total peak-to-peak deterministic jitter measured at the output of the device in PSPP. $DJ_{(IN)}$ is the peak-to-peak deterministic jitter of the pattern generator driving the device.

(6) The SN65LVCP204 built-in passive input equalizer compensates for ISI. For a 25-inch (63,5-cm) FR4 transmission line with 8-mil (0,2-mm) trace width, the SN65LVCP204 typically reduces jitter by 60 ps from the device input to the device output.

(7) Absolute deterministic output jitter reflects the deterministic jitter measured at the SN65LVCP204 output. The value is a real value measured with a bit-error tester as described in Figure 8. The absolute DJ reflects the sum of all deterministic jitter components accumulated over the link: $DJ_{(absolute)} = DJ_{(Signal\ generator)} + DJ_{(transmission\ line)} + DJ_{(intrinsic(LVCP204))}$.

Table 2. Preemphasis Controls PL2, PL1, PS2, and PS1

Px2[1]	Px1[1]	OUTPUT PREEMPHASIS LEVEL IN dB	OUTPUT LEVEL IN mVpp		TYPICAL FR4 TRACE LENGTH
			DE-EMPHASIZED	PREEMPHASIZED	
0	0	0 dB	1200	1200	10 inches (25,4 cm) of FR4 trace
0	1	3 dB	850	1200	20 inches (50,8 cm) of FR4 trace
1	0	6 dB	600	1200	30 inches (76,2 cm) of FR4 trace
1	1	9 dB	425	1200	40 inches (101,6 cm) of FR4 trace

(1) x = L or S

Table 3. Receive Equalization Settings

EQ	EQUALIZATION	TYPICAL TRACE
1	5 dB	25 inches (63,5 cm) of FR4
0	12 dB	43 inches (109,2 cm) of FR4

PARAMETER MEASUREMENT INFORMATION

Figure 3. Preemphasis and Output Voltage Waveforms and Definitions

Figure 4. t(PRE) Preemphasis Duration Measurement

Figure 5. Driver Output Transition Time

PARAMETER MEASUREMENT INFORMATION (continued)

Figure 6. Propagation Delay Input to Output

A. All input pulses are supplied by an Agilent 81250 Stimulus System.

B. The measurement is made with the AgilentParBert measurement software.

Figure 7. Driver Jitter Measurement Waveforms

Figure 8. AC Test Circuit — Jitter and Output Rise Time Test Circuit

The SN65LVCP204 input equalizer provides 5-dB frequency gain to compensate for the frequency loss of a shorter backplane transmission line. For characterization purposes, a 25-inch (63,5 cm) FR-4 coupled transmission line is used in place of the backplane trace. The 25-inch trace provides roughly 5 dB of attenuation between 375 MHz and 2.125 GHz, representing closely the characteristics of a short backplane trace. The loss tangent of the FR4 in the test board is 0.018 with an effective ε(r) of 4.1.

TYPICAL DEVICE BEHAVIOR

NOTE: 51-Inch (129,54-cm) input trace, dR = 2.5 Gbps; $2^7 - 1$ PRBS

Figure 9. Data Input and Output Pattern

Px1	Px2	
0	0	0 dB
0	1	3 dB
1	0	6 dB
1	1	9 dB

100 ps/div
Preemphasis Levels

Figure 10. Preemphasis Signal Shape

Product Folder Link(s): *SN65LVCP204*

Figure 11. Data Output Pattern

TYPICAL CHARACTERISTICS

DETERMINISTIC OUTPUT JITTER
vs
DATA RATE

$2^7 - 1$ PRBS pattern,
The DJ is Measured on the Output of the LVCP204

Figure 12.

DETERMINISTIC OUTPUT JITTER
vs
DIFFERENTIAL INPUT AMPLITUDE

2.5 Gbps

1.25 Gbps

Figure 13.

DIFFERENTIAL OUTPUT VOLTAGE
vs
DATA RATE

Figure 14.

DETERMINISTIC OUTPUT JITTER
vs
DATA RATE
(SUPPLY NOISE IMPACT)

Noise = 200 mV
Noise = 650 mV
Noise = 300 mV
Noise = 50 mV
Noise = 100 mV
Noise = 400 mV

Figure 15.

DETERMINISTIC OUTPUT JITTER
vs
COMMON-MODE INPUT VOLTAGE

Figure 16.

Product Folder Link(s): *SN65LVCP204*

APPLICATION INFORMATION

CONFIGURATION EXAMPLES

S10	S11	S20	S21
0	0	0	1
S30	S31	S40	S41
1	0	1	1

S10	S11	S20	S21
0	0	0	0
S30	S31	S40	S41
0	0	0	0

S10	S11	S20	S21
0	0	0	0
S30	S31	S40	S41
1	0	1	0

S10	S11	S20	S21
1	1	1	1
S30	S31	S40	S41
0	0	0	0

Product Folder Link(s): SN65LVCP204

EXPLANATION OF EQUALIZATION

Backplane designs differ widely in size, layer stackup, and connector placement. In addition, the performance is impacted by trace architecture (trace width, coupling method) and isolation from adjacent signals. Common to most commercial backplanes is the use of FR4 as board material, with its related high-frequency signal attenuation. Within a backplane, the shortest to longest trace lengths differ substantially, often ranging from 8 inches (20,3 cm) up to 40 inches (101,6 cm). Increased loss is associated with longer signal traces. In addition, the backplane connector often contributes a good amount of signal attenuation. As a result, the signal attenuation for a 300-MHz signal might range from 1 dB to 4 dB, whereas the corresponding attenuation for a 2-GHz signal might span 6 dB to 24 dB. This frequency-dependent loss causes distortion jitter on the transmitted signal. Each SN65LVCP204 receiver input incorporates an equalizer and compensates for such frequency loss. The SN65LVCP204 equalizer provides 5 dB or 12 dB of frequency gain between 375 MHz and 1.875 GHz, compensating roughly for 20 inches (50,8 cm) of FR4 material with 8-mil (0,2-mm) trace width. Distortion jitter improvement is substantial, often providing more than 30-ps jitter reduction. The 5-dB compensation is sufficient for most short backplane traces. For longer trace lengths, it is recommended to enable transmit preemphasis in addition.

SETTING THE PREEMPHASIS LEVEL

The receive equalization compensates for ISI. This reduces jitter and opens the data eye. In order to find the best preemphasis setting for each link, calibration of every link is recommended. Assuming each link consists of a transmitter (with adjustable preemphasis, such as the SN65LVCP204) and the SN65LVCP204 receiver, the following steps are necessary:

1. Set the transmitter and receiver to 0-dB preemphasis; record the data eye on the SN65LVCP204 receiver output.
2. Increase the transmitter preemphasis until the data eye on the SN65LVCP204 receiver output looks the cleanest.

Product Folder Link(s): *SN65LVCP204*

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
SN65LVCP204RGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	LVCP204	Samples
SN65LVCP204RGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	LVCP204	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVCP204RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
SN65LVCP204RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVCP204RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
SN65LVCP204RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0

RGZ (S−PVQFN−N48)   PLASTIC QUAD FLATPACK NO−LEAD

$\frac{7,15}{6,85}$

$\frac{7,15}{6,85}$

PIN 1 INDEX AREA
TOP AND BOTTOM

$\frac{1,00}{0,80}$

0,20 REF.

SEATING PLANE

△ 0,08

$\frac{0,05}{0,00}$

48X $\frac{0,50}{0,30}$

0,50

1   12

48

13

THERMAL PAD

SIZE AND SHAPE
SHOWN ON SEPARATE SHEET

37

24

36   25

5,50   48X $\frac{0,30}{0,18}$ ⊕ 0,10 Ⓜ

4204101/F 06/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B. This drawing is subject to change without notice.
         C. Quad Flatpack, No−leads (QFN) package configuration.
         D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
         E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
         F. Falls within JEDEC MO−220.

RGZ (S−PVQFN−N48)   PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Bottom View

Exposed Thermal Pad Dimensions

4206354−3/U 04/13

NOTE: All linear dimensions are in millimeters

RGZ (S−PVQFN−N48)   PLASTIC QUAD FLATPACK NO−LEAD

Example Board Layout

Note D

0,25 ⊢ ⊢ 44x0,50

4,1

4,1   6,1 7,8

0,25

6,1

7,8

Non Solder Mask Defined Pad

Example Solder Mask Opening
(Note F)

0,08

R0,14

0,85

0,07

0,28

All Around

Pad Geometry
(Note C)

Example Stencil Design
0.125 Thick Stencil
(Note E)

48x0,8 ⊢ ⊢ 0,25

48x0,23

9x1,15

6x
0,3

0,25

6,15 7,75

9x1,15

6x0,3

44x0,5

6,15

7,75

(71% Printed Solder Coverage by Area)

Example Via Layout Design
Via layout may vary depending
on layout constraints
(Note D, F)

12x1,0

16xØ0,3

12x1,0

4207624−3/Q 04/13

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat−Pack
             Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
             for specific thermal information, via requirements, and recommended board layout. These documents are available at
             www.ti.com <http://www.ti.com>.
         E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
         F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting
             recommendations for vias placed in the thermal pad.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		