



# 1-Mbps QUAD DIGITAL ISOLATORS

Check for Samples: ISO7241A-EP

#### **FEATURES**


- 4000-V<sub>peak</sub> Isolation, 560-V<sub>peak</sub> V<sub>IORM</sub>
  - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2),
     IEC 61010-1, IEC 60950-1 and CSA
     Approved
- 4-kV ESD Protection
- Operates With 3.3-V or 5-V Supplies
- Typical 25-Year Life at Rated Working Voltage (See Application Note (SLLA197) and Figure 10)
- High Electromagnetic Immunity (See Application Report (SLLA181))

#### **APPLICATIONS**

- Industrial Fieldbus
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

# SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C)
   Temperature Range<sup>(1)</sup>
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



(1) Additional temperature ranges available - contact factory

#### **DESCRIPTION**

See the Product Notification section. The ISO7241A is a quad-channel digital isolator with multiple channel configurations and output enable functions. This device has logic input and output buffers separated by TI's silicon dioxide ( $SiO_2$ ) isolation barrier. Used in conjunction with isolated power supplies, this device blocks high voltage, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

The ISO7241A has three channels the same direction and one channel in opposition.

This device has TTL input thresholds and a noise-filter at the input that prevents transient pulses from being passed to the output of the device.

A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. (See ISO7240CF (SLLS869) or contact TI for a logic low failsafe option).

The ISO7241A may be powered from either 3.3-V or 5-V supplies on either side in any 3.3-V / 3.3-V, 5-V / 5-V, 5-V / 3.3-V, or 3.3-V / 5-V combination. Note that the signal input pins are 5-V tolerant regardless of the voltage supply level being used.

This device is characterized for operation over the ambient temperature range of –55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLSE18 – JANUARY 2010 www.ti.com





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **FUNCTION DIAGRAM**




Table 1. Device Function Table (1)

INPUT V <sub>CC</sub>	OUTPUT V <sub>CC</sub>	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
				Н
PU	PU	L	H or Open	L
PU		X	L	Z
		Open	H or Open	Н
PD	PU	X	H or Open	Н
PD	PU	X	L	Z

(1) PU = Powered Up; PD = Powered Down ; X = Irrelevant; H = High Level; L = Low Level Table 2. ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE <sup>(2</sup>	2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	DW	Reel	ISO7241AMDWREP	ISO7241AM

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

<sup>(2)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

### **ABSOLUTE MAXIMUM RATINGS**(1)

					VALUE	UNIT
$V_{CC}$	Supply voltag	ge <sup>(2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>			-0.5 to 6	V
VI	Voltage at IN, OUT, EN			-0.5 to 6	V	
Io	Output current			±15	mA	
		Human Body Model	JEDEC Standard 22, Test Method A114-C.01		±4	
ESD	Electrostatic discharge	Field-Induced-Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1	kV
		Machine Model	ANSI/ESDS5.2-1996		±200	V
TJ	Γ <sub>J</sub> Maximum junction temperature				170	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
$V_{CC}$	Supply voltage <sup>(1)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>	3.15		5.5	V
I <sub>OH</sub>	High-level output current			4	mA
I <sub>OL</sub>	Low-level output current	-4			mA
t <sub>ui</sub>	Input pulse width	1			μs
1/t <sub>ui</sub>	Signaling rate	0		1000	kbps
$V_{IH}$	High-level input voltage (IN) (EN on all devices)	2		V <sub>CC</sub>	V
$V_{IL}$	Low-level input voltage (IN) (EN on all devices)	0		0.8	V
$T_{J}$	Junction temperature			150	°C
Н	External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m

<sup>(1)</sup> For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3.15 V to 3.6 V.

<sup>(2)</sup> All voltage values are with respect to network ground terminal and are peak voltage values.

SLLSE18 – JANUARY 2010 www.ti.com

## ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> and V<sub>CC2</sub> at 5-V<sup>(1)</sup> OPERATION

, over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT	•	•			
	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V,		۰. ۲	44	A
I <sub>CC1</sub>	1 Mbps	EN <sub>2</sub> at 3 V		6.5	11	mA
I <sub>CC2</sub>	Quiescent	$V_1 = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V,		13	20	A
	1 Mbps	EN <sub>2</sub> at 3 V		13	20	mA
ELECT	RICAL CHARACTERISTICS		•			
I <sub>OFF</sub>	Sleep mode output current	EN at 0 V, Single channel		0		μΑ
.,	High-level output voltage	I <sub>OH</sub> = -4 mA, See Figure 1	V <sub>CC</sub> - 0.8			V
V <sub>OH</sub>		I <sub>OH</sub> = -20 μA, See Figure 1	V <sub>CC</sub> - 0.1			_ v
V	Low lovel output voltage	I <sub>OL</sub> = 4 mA, See Figure 1			0.4	V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 20 μA, See Figure 1			0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis			150		mV
I <sub>IH</sub>	High-level input current	INI franco O.V. to V.			10	
I <sub>IL</sub>	Low-level input current	IN from 0 V to V <sub>CC</sub>	-10			μA
C <sub>I</sub>	Input capacitance to ground	IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 4	25	50		kV/μs

<sup>(1)</sup> For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3.15 V to 3.6 V.

## SWITCHING CHARACTERISTICS: $V_{CC1}$ and $V_{CC2}$ at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	Con Figure 4	40		95	
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 1			10	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew (2)				2	ns
t <sub>r</sub>	Output signal rise time	Con Figure 4		2		
t <sub>f</sub>	Output signal fall time	See Figure 1		2		ns
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impedance output			15	20	
t <sub>PZH</sub>	Propagation delay, high-impedance-to-high-level output	Con Figure 0		15	20	
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output			15	20	
t <sub>fS</sub>	Failsafe output delay time from input power loss	See Figure 3		12		μs

<sup>(1)</sup> Also referred to as pulse skew.

Submit Documentation Feedback

<sup>(2)</sup>  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

## ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> at 5-V, V<sub>CC2</sub> at 3.3-V<sup>(1)</sup> OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT				•	
	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no load, EN <sub>1</sub> at 3 V,		C E	4.4	A
I <sub>CC1</sub>	1 Mbps	EN <sub>2</sub> at 3 V		6.5	11	mA
	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no load, EN <sub>1</sub> at 3 V,		8	13	A
I <sub>CC2</sub>	1 Mbps	EN <sub>2</sub> at 3 V		8	13	mA
ELECTI	RICAL CHARACTERISTICS		•		·	
I <sub>OFF</sub>	Sleep mode output current	EN at 0 V, Single channel		0		μΑ
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = -4 mA, See Figure 1 (5-V side)	$V_{CC} - 0.8$		V	V
		I <sub>OH</sub> = -20 μA, See Figure 1	V <sub>CC</sub> - 0.1			V
1/	Low-level output voltage	I <sub>OL</sub> = 4 mA, See Figure 1			0.4	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 20 μA, See Figure 1			0.1	V
$V_{I(HYS)}$	Input voltage hysteresis			150		mV
I <sub>IH</sub>	High-level input current	INI from O V/ to V/			10	
$I_{\rm IL}$	Low-level input current	IN from 0 V to V <sub>CC</sub>	-10			μΑ
C <sub>I</sub>	Input capacitance to ground	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 4	25	50		kV/μs

<sup>(1)</sup> For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3.15 V to 3.6 V.

# SWITCHING CHARACTERISTICS: $V_{\text{CC1}}$ at 5-V, $V_{\text{CC2}}$ at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	Can Figure 4	40		100	
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 1			11	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew (2)				3	ns
t <sub>r</sub>	Output signal rise time	See Figure 4		2		
t <sub>f</sub>	Output signal fall time	See Figure 1		2		ns
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impedance output			15	20	
t <sub>PZH</sub>	Propagation delay, high-impedance-to-high-level output	Can Figure 2		15	20	
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output			15	20	
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 3		18		μs

<sup>(1)</sup> Also known as pulse skew

t<sub>sk(o)</sub> is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

SLLSE18 – JANUARY 2010 www.ti.com

# ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> at 3.3-V, V<sub>CC2</sub> at 5-V<sup>(1)</sup> OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					•	
	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V			4	7	mA
I <sub>CC1</sub>	1 Mbps				4	7	mA
	Quiescent	V - V or 0 V All abancals no	load EN at 2 V EN at 2 V		13	20	m ^
I <sub>CC2</sub>	1 Mbps	= $V_{CC}$ or 0 V, All channels, no load, $EN_1$ at 3 V, $EN_2$ at 3 V			13	20	mA
ELECTR	CICAL CHARACTERISTICS					,	
I <sub>OFF</sub>	Sleep mode output current	EN at V <sub>CC</sub> , Single channel			0		μΑ
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA, See Figure 1	(5-V side)	$V_{CC} - 0.8$			V
		$I_{OH} = -20 \mu A$ , See Figure 1		V <sub>CC</sub> - 0.1			V
\/	Low lovel output voltage	I <sub>OL</sub> = 4 mA, See Figure 1	L = 4 mA, See Figure 1			0.4	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 20 μA, See Figure 1				0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis				150		mV
I <sub>IH</sub>	High-level input current	INI from O.V to V				10	
I <sub>IL</sub>	Low-level input current	IN from 0 V to V <sub>CC</sub>		-10			μA
C <sub>I</sub>	Input capacitance to ground	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$			2		pF
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 4		25	50		kV/µs

<sup>(1)</sup> For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3.15 V to 3.6 V.

## SWITCHING CHARACTERISTICS: $V_{\text{CC1}}$ at 3.3-V and $V_{\text{CC2}}$ at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	Coo Figure 4	40		100	
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 1			11	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew (2)				2.5	ns
t <sub>r</sub>	Output signal rise time	Con Figure 4		2		
t <sub>f</sub>	Output signal fall time	See Figure 1		2		ns
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impedance output			15	20	
t <sub>PZH</sub>	Propagation delay, high-impedance-to-high-level output	Con Figure 0		15	20	
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output			15	20	
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 3		12		μs

<sup>(1)</sup> Also known as pulse skew

Submit Documentation Feedback

<sup>(2)</sup>  $t_{sk(0)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

## ELECTRICAL CHARACTERISTICS: $V_{CC1}$ and $V_{CC2}$ at 3.3 $V^{(1)}$ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT				,	
	Quiescent	$V_{I}$ = $V_{CC}$ or 0 V, all channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V		4	7	A
I <sub>CC1</sub>	1 Mbps			4	7	mA
	Quiescent	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN <sub>1</sub> at 3 V,		8	13	A
I <sub>CC2</sub>	1 Mbps	EN <sub>2</sub> at 3 V		8	13	mA
ELECT	RICAL CHARACTERISTICS				•	
l <sub>OFF</sub>	Sleep mode output current	EN at 0 V, single channel		0		μΑ
	High-level output voltage	I <sub>OH</sub> = -4 mA, See Figure 1	V <sub>CC</sub> - 0.4			V
V <sub>OH</sub>		I <sub>OH</sub> = -20 μA, See Figure 1	V <sub>CC</sub> - 0.1			V
V	Low lovel output voltage	I <sub>OL</sub> = 4 mA, See Figure 1			0.4	V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 20 μA, See Figure 1			0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis			150		mV
I <sub>IH</sub>	High-level input current	IN from O.V. on V.			10	
I <sub>IL</sub>	Low-level input current	IN from 0 V or V <sub>CC</sub>	-10			μA
C <sub>I</sub>	Input capacitance to ground	IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 4	25	50		kV/μs

<sup>(1)</sup> For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3.15 V to 3.6 V.

## SWITCHING CHARACTERISTICS: $V_{CC1}$ and $V_{CC2}$ at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	See Figure 4	45		110	
PWD	Pulse-width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>   <sup>(1)</sup>	See Figure 1			12	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew (2)				3.5	
t <sub>r</sub>	Output signal rise time	See Figure 4		2		ns
t <sub>f</sub>	Output signal fall time	See Figure 1		2		
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impedance output			15	20	
t <sub>PZH</sub>	Propagation delay, high-impedance-to-high-level output	See Figure 2		15	20	
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output			15	20	
t <sub>fS</sub>	Failsafe output delay time from input power loss	See Figure 3		18		μs

<sup>(1)</sup> Also referred to as pulse skew.

t<sub>sk(o)</sub> is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.





#### PARAMETER MEASUREMENT INFORMATION



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O = 50\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms






- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_0 = 50\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .


Figure 2. Enable/Disable Propagation Delay Time Test Circuit and Waveform

## PARAMETER MEASUREMENT INFORMATION (continued)



- A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .
- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O = 50\Omega$ .

Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .
- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O = 50\Omega$ .

Figure 4. Common-Mode Transient Immunity Test Circuit and Voltage Waveform




#### **DEVICE INFORMATION**

## **PACKAGE CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	8.34			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface	8.1			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, $V_{\rm IO}$ = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 <sup>12</sup>		Ω
C <sub>IO</sub>	Barrier capacitance Input to output	V <sub>I</sub> = 0.4 sin (4E6πt)		2		рF
Cı	Input capacitance to ground	$V_1 = 0.4 \sin (4E6\pi t)$		2		pF

### **DEVICE I/O SCHEMATICS**



### **REGULATORY INFORMATION**

VDE	CSA	UL			
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program <sup>(1)</sup>			
File Number: 40016131	File Number: 1698195	File Number: E181974			

<sup>(1)</sup> Production tested ≥ 3000 Vrms for 1 second in accordance with UL 1577.

#### THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\theta_{JA}$	lunation to air	Low-K Thermal Resistance <sup>(1)</sup>	168		°C/W	
	Junction-to-air	High-K Thermal Resistance		96.1	*C/VV	
$\theta_{JB}$	Junction-to-Board Thermal Resistance			61		°C/W
$\theta_{\text{JC}}$	Junction-to-Case Thermal Resistance			48		°C/W
P <sub>D</sub>	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 50% duty cycle square wave			220	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

Submit Documentation Feedback



### TYPICAL CHARACTERISTIC CURVES

# INPUT VOLTAGE THRESHOLD vs




Figure 5.

# HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE




Figure 7.

## V<sub>CC1</sub> FAILSAFE THRESHOLD vs FREE-AIR TEMPERATURE




Figure 6.

# LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE




Figure 8.



## **APPLICATION INFORMATION**




Figure 9. Typical Application Circuit

#### LIFE EXPECTANCY vs. WORKING VOLTAGE




Figure 10. Time-Dependant Dielectric Breakdown Testing Results

#### PRODUCT NOTIFICATION

An ISO7241A anomaly occurs when a negative-going pulse below the specified 1-µs minimum bit width is input to the device. The output locks in a logic-low condition until the next rising edge occurs after a 1-µs period.

Positive noise edges in pulses of less than the minimum specified 1 µs have no effect on the device, and are properly filtered.

To prevent noise from interfering with ISO7241A performance, it is recommended that an appropriately sized capacitor be placed on each input of the device




Figure 11. ISO7241A Anomaly



## PACKAGE OPTION ADDENDUM

11-Apr-2013

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
ISO7241AMDWREP	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7241AM	Samples
ISO7241AMDWREPG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7241AM	Samples
V62/10606-01XE	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7241AM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**

11-Apr-2013

#### OTHER QUALIFIED VERSIONS OF ISO7241A-EP:

• Catalog: ISO7241A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

DW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>