

DisplayPort™ 1:2 Re-Driver Switch with TMDS Translator

Check for Samples: [SN75DP126](#)


FEATURES

- One Dual-Mode DisplayPort™ (DP++) Input; Switchable to One DP++ Output or One TMDS Output Compatible with HDMI 1.4b and DVI
- Supports DP v1.1a and DP v1.2 Signaling Including HBR2 Data Rates to 5.4 Gbps
- Supports HDMI 1.4b with TMDS Clock Frequencies up to 340 MHz with 10 m Cable
- Glue-less interface to AMD, Intel, and NVIDIA Graphics Processors
- Auto-Configuration Through Link Training for DisplayPort Connection
- Integrated DDC-Accessible DP-HDMI Adaptor ID for HDMI/DVI Sink Recognition
- Output Signal Conditioning with Tunable Voltage Swing and Pre-Emphasis Gain for both DisplayPort and TMDS Outputs
- Highly-Configurable Input-Variable Equalizer
- Two Device Options Including a Dual Power-Supply Configuration for Lowest Power
- 2-kV ESD HBM Protection

- Temperature Range: 0°C to 85°C
- 56-Pin 5 mm x 11 mm QFN Package

APPLICATIONS

- Notebook PC
- Desktop PC
- PC Docking Station
- PC Standalone Video Card



DESCRIPTION

The SN75DP126 switches one Dual-Mode DisplayPort (DP++) input to one Dual-Mode DisplayPort (DP++) sink output or one HDMI/DVI sink output. The HDMI/DVI output has a built-in level translator compliant with DVI 1.0 and HDMI 1.4b standard TMDS signaling, and is specified up to a maximum data rate of 3.4 Gbps, supporting resolutions greater than 1920 X 1440 and HDTV deep color at 1080p. An integrated DP-HDMI Adaptor ID buffer can be accessed when the HDMI/DVI sink is selected to indicate support for HDMI signaling.

The device compensates for PCB-related frequency loss and switching-related loss to provide the optimum electrical performance from source to sink. The DP++ Main Link signal inputs feature-configurable equalizers with selectable boost settings.

At the SN75DP126 DP++ Main Link output, four primary levels of differential output voltage (V_{OD}) swing and four primary levels of pre-emphasis are available as well as a secondary level of boost adjustment, programmed through I²C, for fine-tuning the Main Link output. The device can monitor the AUX channel and automatically adjust output signaling levels and input equalizers based on DP Link Training commands.

At the SN75DP126 HDMI/DVI output, the differential output voltage swing and pre-emphasis levels are configurable. The SN75DP126 output signal conditioning and EQ parameters are programmable through the I²C interface, the VSadj terminal, and the I2C_CTL_EN terminal. The HDMI/DVI sink TMDS output slew rate is controlled by the SRC control input.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DisplayPort is a trademark of VESA Standards Association.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The SN75DP126 offers separate AUX and DDC source interfaces that connect to the DisplayPort AUX sink channel and the HDMI DDC sink channel, that seamlessly interface to graphics processor (GPU) comprising separate DDC and AUX interfaces as well as GPUs with combined DDC/AUX. Other sideband circuits such as Hot Plug Detect (HPD) are optimized to reduce external components providing a seamless connection to Intel, AMD, and NVIDIA graphics processors.

The SN75DP126 is optimized for mobile applications, and contains activity-detection circuitry on the DP++ Main Link input that transitions to a low-power Output Disable mode in the absence of a valid input signal. Other low power modes are supported, including a Standby mode with typical dissipation of ~2 mW when no video sink (for example, monitor) is connected.

The device is characterized for an extended operational temperature range from 0°C to 85°C.

TYPICAL IMPLEMENTATIONS

The SN75DP126 supports graphics processors with unified AUX/DDC configurations, where the source AUX channel is multiplexed with the source DDC channel, as illustrated in Figure 1.

Graphics processors with separate AUX and DDC channels (ie. non-unified) are also supported, where the separate channels are directly routed to the separate channels on the SN75DP126, maintaining the AC coupling on the AUX channel. In the non-unified configuration, it is recommended to implement 2-k Ω pull-up resistors on the source-side DDC channel. See Figure 2.




Figure 1. GPU with a Unified AUX/DDC Configuration





Figure 2. GPU with Separate DDC and AUX Channels

BLOCK DIAGRAM



PIN FUNCTIONS

PIN		I/O	DESCRIPTION
SIGNAL	NO.		
DISPLAYPORT AND HDMI MAIN LINK TERMINALS			
IN0p, IN0n	5, 6	100Ω Differential Input	DisplayPort Main Link Lane 0 Differential Input
IN1p, IN1n	7, 8		DisplayPort Main Link Lane 1 Differential Input
IN2p, IN2n	10, 11		DisplayPort Main Link Lane 2 Differential Input
IN3p, IN3n	12, 13		DisplayPort Main Link Lane 3 Differential Input
DP_OUT0p, DP_OUT0n	47, 46	100Ω Differential Output	DisplayPort Main Link Lane 0 Differential Output
DP_OUT1p, DP_OUT1n	45, 44		DisplayPort Main Link Lane 1 Differential Output
DP_OUT2p, DP_OUT2n	42, 41		DisplayPort Main Link Lane 2 Differential Output
DP_OUT3p, DP_OUT3n	40, 39		DisplayPort Main Link Lane 3 Differential Output
TMDS_CLKp, TMDS_CLKn	30, 29	100Ω Differential Output (Failsafe)	HDMI/DVI Clock TMDS Differential Output
TMDS_OUT0p, TMDS_OUT0n	32, 31		HDMI/DVI Data Lane 0 TMDS Differential Output
TMDS_OUT1p, TMDS_OUT1n	35, 34		HDMI/DVI Data Lane 1 TMDS Differential Output
TMDS_OUT2p, TMDS_OUT2n	37, 36		HDMI/DVI Data Lane 2 TMDS Differential Output
AUX CHANNEL AND DDC DATA TERMINALS			
AUX_SRCp, AUX_SRCn	17, 18	I/O (Failsafe)	Source Side Bidirectional DisplayPort Auxiliary Data Channel. These signals are connected to the AUX_SNK channel when the DisplayPort sink is selected; AC coupling should be implemented.
AUX_SNKp, AUX_SNKn	49, 50		Sink Side Bidirectional DisplayPort Auxiliary Data Channel.
SCL_SRC, SDA_SRC	15, 16		Source Side Bidirectional I ² C Display Data Channel (DDC) for TMDS modes. These terminals include integrated 60 kΩ pull-up resistors.
SCL_SNK, SDA_SNK	28, 27		HDMI/DVI Sink Side Bidirectional I ² C Display Data Channel (DDC).
HOT PLUG DETECT AND CAD TERMINALS			
HPD_SRC	19	Output	Hot Plug Detect Output to the Source. This output shall be driven high when the source shall be connected to either the HDMI/DVI sink or the DisplayPort sink, and driven low when no sink is selected. This output will be asserted for a fixed period of time during active (PRIORITY based) transition from one sink to the other.
CAD_SRC	21		Source Side Cable Adapter Detect Output. When the DisplayPort sink is selected, this output represents the condition of the CAD_SNK input, active high as default; polarity may be programmed through the local I ² C interface. When the HDMI/DVI sink is selected, this output is driven high.
DP_HPD_SNK	52	Input (Failsafe)	DisplayPort Hot Plug Detect Input from Sink. This device input is 5-V tolerant, and includes an integrated 130 kΩ pull-down resistor. <i>Note: pull this input high during compliance testing or use I²C control interface to go into compliance test mode and control DP_HPD_SNK and HPD_SRC by software.</i>
TMDS_HPD_SNK	25		HDMI/DVI Hot Plug Detect Input from Sink. This device input is 5-V tolerant, and includes an integrated 130 kΩ pull-down resistor.
CAD_SNK	22	Input	DisplayPort Cable Adapter Detect Input. An external 1MΩ resistor to GND is recommended. This terminal is used to select DP mode (low input) or TMDS mode (high input) when the DisplayPort sink is selected .

PIN FUNCTIONS (continued)

PIN		I/O	DESCRIPTION
SIGNAL	NO.		
CONTROL TERMINALS			
VSadj	56	Input	HDMI/DVI Sink Differential Voltage Swing Control. An external resistor connecting this pin to GND determines the output voltage swing. A value of 4.7 kΩ is recommended to provide a typical swing of 1000 mV. VSadj resistor values of 4.7 kΩ ± 1 kΩ control the output voltage swing in a near-linear function of approximately 2 mV/100 Ω. <i>Note: this input does not impact the output when a DisplayPort sink is selected and operating in TMDS mode (as supported by the DP++ source)</i>
HDMI_EN#	55		HDMI/DVI Sink Type Control. When this input is low, the output is HDMI 1.4b compliant when the HDMI/DVI sink is selected. When this input is high, the output is DVI 1.0 compliant when the HDMI/DVI sink is selected.
PRIORITY	20		Output Select Priority. Selects the priority for the output in the case both DP_HPD_SNK and TMDS_HPD_SNK are high indicating two sinks are connected. When low, the DisplayPort sink has priority selection. When high, the HDMI/DVI sink has priority. <i>Note: An external RC circuit should be connected to the PRIORITY pin to insure that the SN75DP126 functions properly with some non-compliant monitors. See the SN75DP126 Reference Schematics for more information.</i>
SRC	51	3-Level Input	TMDS Slew Rate Control. When the HDMI/DVI sink is selected, the slew rate is controlled by the HDMI_EN# input and by the SRC control input: V _{IL} = TMDS rise and fall times meet t _{T1} specifications V _{IM} (between V _{IL} and V _{IH}) = TMDS rise and fall times meet t _{T2} specifications (Recommended setting) V _{IH} = TMDS rise and fall times meet t _{T3} specifications <i>Note: this input does not impact the output when a DisplayPort sink is selected and operating in TMDS mode (as supported by the DP++ source)</i>
OVS	54	3-Level Input	Source Side DDC Input/Output Buffer Control Input. When the HDMI/DVI sink is selected, the DDC V _{OL} and V _{IL} is controlled by the OVS control input: V _{IL} = Source DDC interface meets V _{OL(3)} and V _{IL(3)} specifications V _{IM} (between V _{IL} and V _{IH}) = Source DDC interface meets V _{OL(2)} and V _{IL(2)} specifications V _{IH} = Source DDC interface meets V _{OL(1)} and V _{IL(1)} specifications
I2C_CTL_EN	1	3-Level Input	Local I ² C Interface Enable Control and Target Address Select. When low, the local I ² C interface is disabled; when input is between V _{IL} and V _{IH} levels, the local I ² C interface is enabled and is addressed at 0x58h (Write) and 0x59h (Read); when input is high, the local I ² C interface is enabled and is addressed at 0x5Ah (Write) and 0x5Bh (Read).
SCL_CTL/EQ	2	3-Level Input (Failsafe)	Local I ² C Interface Clock, or Equalizer Setting Control Input. When I2C_CTL_EN is input high or floating, this terminal is the local I ² C interface clock used to configure SN75DP126. When I2C_CTL_EN is low, this terminal can be used to configure the input EQ.
SDA_CTL/PRE	3	I/O 3-Level Input (Failsafe)	Local I ² C Interface Data, or TMDS Pre-emphasis Control Input. When I2C_CTL_EN is input high or floating, this terminal is the local I ² C interface data signal. When I2C_CTL_EN is low, this terminal configures the HDMI/DVI sink TMDS output pre-emphasis as: V _{IL} = 0 dB pre-emphasis applied to TMDS output V _{IM} = Not Recommended V _{IH} = 2 dB pre-emphasis applied to TMDS output When 2 dB pre-emphasis is enabled, the steady state TMDS output swing is reduced from that selected by VSadj, and the transition time is reduced from that selected by SRC. <i>Note: this input does not impact the output when a DisplayPort sink is selected and operating in TMDS mode (as supported by the DP++ source), whereas no pre-emphasis is applied to the output signal in this condition.</i>
EN	26	Low-Voltage Input (Failsafe)	Device Enable / Reset (Power Down). This input incorporates internal pullup of 150 kΩ, and only 1.2-V tolerant (the high level shall be limited to 1.2 V). When high, the device is enabled for normal operation. When low, the device is in power down mode; all outputs excluding HPD_SRC and CAD_SRC are high-impedance, and inputs excluding DP_HPD_SNK, TMDS_HPD_SNK, and CAD_SNK are ignored; all local I ² C and DPCD registers are reset to their default values when this input is low. At power up, the EN input must not be de-asserted until the V _{CC} supply has reached at least the minimum recommended supply voltage level.
SUPPLY AND GROUND TERMINALS			
V _{CC}	SN75DP126SS 4, 14, 33, 43	3.3-V Supply	
	SN75DP126DS 4		
V _{DD}	SN75DP126DS 14, 33, 43	1.05-V Supply	

PIN FUNCTIONS (continued)

PIN		I/O	DESCRIPTION
SIGNAL	NO.		
V _{DD_DREG}	23		SN75DP126SS: Digital voltage regulator decoupling; install 1uF to GND. SN75DP126DS: Treat same as V _{DD} ; this pin will be most noisy of all V _{DD} terminals and needs a de-coupling capacitor nearby.
GND	Exposed Thermal Pad		Ground. Reference GND connection shall be made to the exposed thermal pad.
NC	9, 53, 38, 48, 24		No connect. These terminals may be left unconnected, or connect to GND.

ORDERING INFORMATION⁽¹⁾

PART NUMBER	PART MARKING	PACKAGE
SN75DP126DSRHUR	DP126DS	56-pin QFN Reel
SN75DP126SSRHUR	DP126SS	56-pin QFN Reel

(1) For the most current package and ordering information, see Packet Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE	UNIT
Supply voltage range	V _{CC}	-0.3 to 4.0	V
	V _{DD} , V _{DD_DREG}	-0.3 to 1.3	V
Voltage range	Main Link I/O Differential Voltage	-0.3 to 1.4	V
	DP_HPDP_SNK, TMDS_HPDP_SNK, SCL_SNK, SDA_SNK	-0.3 to 5.5	V
	EN	-0.3 to 1.3	V
	All Other Terminals	-0.3 to 4.0	V
Electrostatic discharge	Human Body Model ⁽²⁾	±2	kV
	All Terminals		
	Charged-device model ⁽³⁾	±1000	V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Tested in accordance with JEDEC Standard 22, Test Method A114-B

(3) Tested in accordance with JEDEC Standard 22, Test Method C101-A

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		RHU (QFN-56)	UNITS
θ _{JA}	Junction-to-ambient thermal resistance	35	°C/W
θ _{JCtop}	Junction-to-case (top) thermal resistance	25	
θ _{JB}	Junction-to-board thermal resistance	15	
ψ _{JT}	Junction-to-top characterization parameter	2	
ψ _{JB}	Junction-to-board characterization parameter	10	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance	8	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/zip/spra953).

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{DD}	Digital core and Main Link supply voltage	1.0	1.05	1.2	V
T _A	Operating free-air temperature	0		85	°C
T _S	Storage temperature	-65		150	°C
T _{CASE}	Case temperature		97.1		°C
DP++ MAIN LINK TERMINALS					
V _{ID}	Peak-to-peak input differential voltage; RBR, HBR, HBR2	0.3		1.40	V _{pp}
d _{R(DP)}	Data rate; DisplayPort sink		5.4		Gbps
d _{R(HDMI)}	Data rate; HDMI sink		3.4		Gbps
C _{AC}	AC coupling capacitance (each DP input and each DP output line)	75		200	nF
R _{tdiff}	Differential output termination resistance; DisplayPort sink and HDMI sink	80	100	120	Ω
V _{Oterm}	Output termination voltage (AC coupled)	0		2	V
t _{SK(HBR2)}	Intra-pair skew at the input at 5.4 Gbps		20		ps
t _{SK(HBR)}	Intra-pair skew at the input at 2.7 Gbps		100		ps
t _{SK(RBR)}	Intra-pair skew at the input at 1.62 Gbps		300		ps
AUX CHANNEL DATA TERMINALS					
V _{I-DC}	DC Input Voltage, AUX_SRCp/n and AUX_SNKp/n (DP and TMDS modes)	-0.5		3.6	V
V _{ID}	Differential input voltage amplitude (DP mode only)	300		1400	mV _{PP}
d _{R(AUX)}	Data rate (before Manchester encoding)	0.8	1	1.2	Mbps
d _{R(AUX)}	Data rate Fast AUX (300ppm frequency tolerance)		720		Mbps
t _{jccin_adj}	Cycle-to-cycle AUX input jitter adjacent cycle (DP mode only)			0.05	UI
t _{jccin}	Cycle-to-cycle AUX input jitter within one cycle (DP mode only)			0.1	UI
C _{AC}	AUX AC coupling capacitance	75		200	nF
DDC, LOCAL I²C, AND CONTROL TERMINALS					
V _{I-DC}	DC Input Voltage	DP_HPD_SNK, TMDS_HPD_SNK, SCL/SDA_SNK		5.5	V
		All other DDC, local I ² C, and control terminals		3.6	
V _{IH}	High-level input voltage	SCL/SDA_SRC		2.1	V
		All other DDC, Local I ² C, and control terminals		V _{CC} -0.5	
V _{IL}	Low-level input voltage ⁽¹⁾			0.5	V
V _{IM}	Mid-level input voltage ⁽²⁾	V _{CC} /2-0.3		V _{CC} /2+0.3	
d _R	Data rate			100	kbps
V _{TH(EN)}	EN input threshold voltage	280		800	mV
f _{SCL}	SCL clock frequency standard I ² C mode			100	kHz
t _{w(L)}	SCL clock low period standard I ² C mode			4.7	μs
t _{w(H)}	SCL clock high period standard I ² C mode			4.0	μs
C _{bus}	Total capacitive load for each bus line (DDC and local I ² C terminals)			400	pF

 (1) V_{IL} for SCL_SRC and SDA_SRC are listed in the AUX/DDC/I²C Electrical Characteristics Table.

 (2) V_{IM} is only applicable for 3-Level control pins.

POWER SUPPLY ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER ⁽¹⁾		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{CC}	Device current under normal operation	4 DP Lanes; DP Sink Maximum Conditions: DP at 5.4-Gbps PRBS, V _{OD} = 510 mV _{pp} , PRE = 6 dB; AUX at 1-Mbps PRBS, V _{ID} = 1000 mVpp; EQ = 6 dB Typical Conditions: DP at 5.4-Gbps PRBS, V _{OD} = 510 mVpp, PRE = 0 dB AUX and I ² C Idle; EQ = 3 dB		138	242	mA
		2 DP Lanes; DP Sink Maximum Conditions: DP at 5.4-Gbps PRBS, V _{OD} = 510 mVpp, PRE = 6 dB; AUX at 1-Mbps PRBS, V _{ID} = 1000 mVpp; EQ = 6 dB Typical Conditions: DP at 5.4-Gbps PRBS, V _{OD} = 510 mVpp, PRE = 0 dB AUX and I ² C Idle; EQ = 3 dB		73	125	mA
		1 DP Lanes; DP Sink Maximum Conditions: DP at 5.4-Gbps PRBS, V _{OD} = 510 mVpp, PRE = 6 dB; AUX at 1-Mbps PRBS, V _{ID} = 1000 mVpp; EQ = 6 dB Typical Conditions: DP at 5.4-Gbps PRBS, V _{OD} = 510 mVpp, PRE = 0 dB AUX and I ² C Idle; EQ = 3 dB		42	70	mA
		4 DP Lanes; HDMI Sink Maximum Conditions: TMDS at 3.4 Gbps, V _{OD} = 1200 mVpp, V _{ID} = 1000 mVpp Typical Conditions: TMDS at 3.4 Gbps, V _{OD} = 1000 mVpp, DDC and I ² C Idle		130	160	mA
I _{SD}	Shutdown mode current	4 DP Lanes		0.55	4.00	mA
I _{SBY}	Standby mode current	4 DP Lanes.		0.85	4.00	mA
I _{D3}	D3 power down mode current	4 DP Lanes.		10	15	mA
I _{OD}	Output disable (squelch) mode current	4 DP Lanes.		53	75	mA

(1) Values are V_{CC} supply measurements for SN75DP126SS and V_{DD} supply measurements for the SN75DP126DS; the maximum V_{CC} supply measurement for the SN75DP126DS is 8 mA during normal operation and 0.5 mA during shutdown, standby, and D3 power down modes.

MAIN LINK INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
A _{EQ(HBR)}	Equalizer gain for RBR/HBR	See Table 4 for EQ setting details; Max value represents the typical value for the maximum configurable EQ setting			9	dB
A _{EQ(HBR2)}	Equalizer gain for HBR2				18	dB
A _{EQ(TMDS_D)}	Equalizer gain for DP sink in TMDS mode; data lanes				9	dB
A _{EQ(TMDS_C)}	Equalizer gain for DP sink in TMDS mode; clock lane				3	dB
A _{EQ(HDMI_D)}	EQ gain, HDMI sink; data lanes				9	dB
A _{EQ(HDMI_C)}	EQ gain, HDMI sink; clock lane				3	dB
R _{IN}	Input termination impedance		40	50	60	Ω
V _{Iterm}	Input termination voltage	AC coupled; self-biased	0		2	V
V _{SQUELCH}	Squelch threshold voltage	SQUELCH_SENSITIVITY = 00		60		mV _{PP}
		SQUELCH_SENSITIVITY = 01 (default)		115		
		SQUELCH_SENSITIVITY = 10		160		
		SQUELCH_SENSITIVITY = 11		200		

DISPLAYPORT MAIN LINK OUTPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{OD(L0)}$	Output Differential Voltage Swing	$V_{PRE(L0)}$; 675 Mbps D10.2 Test Pattern; BOOST = 01; 100- Ω R_{diff} Termination		238	340	442	mV _{PP}
$V_{OD(L1)}$				357	510	663	
$V_{OD(L2)}$				484	690	897	
$V_{OD(L3)}$				700	1000	1300	
$V_{OD(TMDS)}$				675 Mbps D10.2 Test Pattern; BOOST = 01		420	
$\Delta V_{OD(L0L1)}$	Output Peak-to-Peak Differential Voltage Delta	$\Delta V_{ODn} = 20 \times \log(V_{ODL(n+1)} / V_{ODL(n)})$ Per PHY_CTS section 3.2 at TP2		1.7	3.5	5.3	dB
$\Delta V_{OD(L1L2)}$				1.6	2.5	3.5	
$\Delta V_{OD(L2L3)}$				0.8	3.5	6.0	
$V_{PRE(L0)}$	Driver output pre-emphasis	All V_{OD} options; Any BOOST setting			0	0.25	dB
$V_{PRE(L1)}$		$V_{OD} = V_{OD(L0)}$, $V_{OD(L1)}$, or $V_{OD(L2)}$; BOOST = 01			3.5		
$V_{PRE(L2)}$		$V_{OD} = V_{OD(L0)}$ or $V_{OD(L1)}$; BOOST = 01			6.0		
$V_{PRE(L3)}$		$V_{OD} = V_{OD(L0)}$; BOOST = 01			9.5		
$V_{PRE(BOOST)}$	Output V_{PRE} Boost	BOOST = 10			+15		%dB
		BOOST = 00			-15		
$\Delta V_{PRE(L1L0)}$	Pre-emphasis Delta	Per PHY_CTS section 3.3 at TP2		2.0			dB
$\Delta V_{PRE(L2L1)}$				1.6			
$\Delta V_{PRE(L3L2)}$				1.6			
$\Delta V_{ConsBit}$	Non-transition bit voltage variation	Per PHY_CTS section 3.3.5				30	%V
R_{OUT}	Driver output impedance			40	50	60	Ω
$V_{OCM(SS)}$	Steady state output common mode voltage			0		2	V
$V_{OCM(PP)}$	Output common mode noise	Per PHY_CTS section 3.10	RBR, HBR		20		mV _{RMS}
			HBR2		30		
I_{OS}	Short circuit current limit	Main Link outputs shorted to GND				50	mA

DISPLAYPORT MAIN LINK OUTPUT SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t_{PD}	Propagation delay time		350		ps	
t_{SK1}	Intra-pair output skew	Signal input skew = 0 ps; dR = 2.7 Gbps, $V_{PRE} = 0$ dB, 800 mV _{pp} , D10.2 clock pattern at device input; see Figure 6		20	ps	
t_{SK2}	Inter-pair output skew			70	ps	
Δt_{jit}	Total peak to peak residual jitter	$V_{OD(L0)}$; $V_{PRE(L0)}$; EQ = 8 dB; clean source; minimum input and output cabling; 1.62 Gbps, 2.7 Gbps, and 5.4-Gbps PRBS7 data pattern.		15	ps	
t_{sq_enter}	Squelch Entry Time	Time from active DP signal turned off to ML output off with noise floor minimized		10	120	μ s
t_{sq_exit}	Squelch Exit Time	Time from DP signal on to ML output on		0	1	μ s




Figure 5. DisplayPort Sink Main Link Test Circuit




Figure 6. DisplayPort Sink Main Link Skew Measurements

HDMI/DVI MAIN LINK OUTPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	Single-end high level output voltage VS _{adj} = 4.7 kΩ	V _{CC} -10		V _{CC} +10	mV
V _{OL}	Single-end low level output voltage VS _{adj} = 4.7 kΩ	V _{CC} -600		V _{CC} -400	mV
V _{SWING}	Single-end output voltage swing VS _{adj} = 4.7 kΩ; SDA_CTL/PRE ≤ V _{IL}	400		600	mV
ΔV _{SWING}	Change in single-end output voltage swing per 100Ω ΔVS _{adj}		20		mV
V _{OCM(SS)}	Steady state output common mode voltage	V _{CC} -300		V _{CC} -200	mV
ΔV _{OCM(SS)}	Change in steady state output common mode voltage between logic levels	-5		5	mV
V _{OD(PP)}	Peak-to-peak output differential voltage VS _{adj} = 4.7 kΩ; SDA_CTL/PRE ≤ V _{IL} VS _{adj} = 4.7 kΩ; SDA_CTL/PRE ≥ V _{IH}	800		1200	mV _{PP}
			640		
V _{OD(SS)}	Steady state output differential voltage VS _{adj} = 4.7 kΩ; SDA_CTL/PRE ≤ V _{IL} VS _{adj} = 4.7 kΩ; SDA_CTL/PRE ≥ V _{IH}		1000		mV _{PP}
			630		
I _{OS}	Short circuit current limit V _{ID} = 500 mV			15	mA

HDMI/DVI MAIN LINK SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time (low to high)		250		600	ps
t_{PHL}	Propagation delay time (high to low)		250		800	ps
t_{T1}	Transition time (rise and fall time); measured at 20% and 80% levels	SRC $\leq V_{IL}$; SDA_CTL/PRE $\leq V_{IL}$; 340 MHz	75		140	ps
t_{T2}		SRC at V_{IM} ; SDA_CTL/PRE $\leq V_{IL}$; 340 MHz	85		160	
t_{T3}		SRC $\geq V_{IH}$; SDA_CTL/PRE $\leq V_{IL}$; 340 MHz	100		200	
$t_{SK1(T)}$	Intra-pair output skew				$0.15t_{bit}$	ps
$t_{SK2(T)}$	Inter-pair output skew				30	ps
Δt_{JIT}	Total peak to peak residual jitter; clock and data lanes	SRC at V_{IM} ; $d_R = 3.4$ Gbps; 0 dB V_{PRE} ; EQ = 13 dB			30	ps
t_{sq_enter}	Squelch Entry Time	$d_R = 3.4$ Gbps	10		120	μs
t_{sq_exit}	Squelch Exit Time		0		1	




Figure 7. HDMI/DVI Sink TMDS Output Skew Measurements





Figure 8. HDMI/DVI TMDS Output Common Mode Measurement



- (1) The FR4 trace between TTP1 and TTP2 is designed to emulate 1-8" of FR4, AC coupling cap and connector. Trace width –4 mils.
- (2) All Jitter is measured at a BER of 10^{-9}
- (3) Residual jitter reflects the total jitter measured at TTP4 minus the jitter measured at TTP1
- (4) $V_{CC} = 3.3\text{ V}$
- (5) $R_T = 50\Omega$
- (6) The input signal from parallel Bert does not have any pre-emphasis. Refer to recommended operating conditions.

Figure 9. HDMI/DVI TMDS Output Jitter Measurement

HPD/CAD/EN ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	High-level input voltage	HPD_SNK, CAD_SNK	2.1			V
		EN	0.8			
V _{IL}	Low-level input voltage	HPD_SNK, CAD_SNK			1.08	V
		EN			0.285	
V _{OH}	High-level output voltage	I _{OH} = 500 μ A; HPD_SRC, CAD_SRC	2.7		3.6	V
V _{OL}	Low-level output voltage	I _{OH} = 500 μ A; HPD_SRC, CAD_SRC	0		0.1	V
R _{outCAD}	CAD series output resistance (1)	DP_HPDP_SNK = CAD_SNK = V _{CC}		150		Ω
R _{outHPD}	HPD series output resistance	DP_HPDP_SNK = TMDS_HPDP_SNK = V _{CC}		150		Ω
I _{LEAK}	Failsafe condition leakage current	V _{CC} = 0 V; V(pin) = 1.2 V; EN			20	μ A
		V _{CC} = 0 V; V(pin) = 3.3 V; DP_HPDP_SNK, TMDS_HPDP_SNK			40	
I _{H_HPDP}	High level input current	Device powered; V _{IH} = 1.9 V; I _{H_HPDP} includes R _{pdHPDP} resistor current			30	μ A
I _{H_CAD}					1	
I _{L_HPDP}	Low level input current	Device powered; V _{IL} = 0.8 V; I _{L_HPDP} includes R _{pdHPDP} resistor current			30	μ A
I _{L_CAD}					1	
R _{pdHPDP}	HPD input termination to GND; DP_HPDP_SNK and TMDS_HPDP_SNK	V _{CC} = 0 V	100	130	160	k Ω
R _{EN}	EN terminal pull-up resistor		120	150	180	k Ω

HPD/CAD SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PD(HPD)}$	Propagation delay DP/TMDS_HPD_SNK to HPD_SRC; rising edge and falling edge			120	ns
$t_{PD(CAD)}$	Propagation delay CAD_SNK to CAD_SRC; rising edge and falling edge			50	ns
$t_{SK(HPD_CAD)}$	Output skew HPD_SRC to CAD_SRC when HDMI/DVI sink is selected; rising edge and falling edge			50	ns
$t_T(HPD1)$	HPD logic switch time		350		ms
$t_T(HPD2)$	HPD logic switch pause time		4.1		ms
$t_T(HPD3)$	HPD logical disconnect timeout		350		ms




Figure 10. HPD Test Circuit




Figure 11. HPD Timing Diagram #1




Figure 12. HPD Timing Diagram #2




Figure 13. HPD Logic Disconnect Timeout




Figure 14. HPD and CAD Logic Description and Timing Diagram

AUX/DDC/I²C ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{IO}	I/O capacitance	V _{IO} = 0 V; f(test) = 1 MHz		10		pF
r _{ON}	On resistance AUX_SRCn to AUX_SKNn in DP mode	V _{CC} = 3.0 V w/ V _I = 2.6 V or V _{CC} = 3.6 V w/ V _I = 3.4 V; I _O = 5 mA			10	Ω
	On resistance AUX_SRCp to AUX_SNKp in DP mode	V _{CC} = 3.0 V w/ V _I = 0.3 V or V _{CC} = 3.6 V w/ V _I = 0.4 V; I _O = 500 mA			10	Ω
	On resistance SCL/SDA_SRC to AUX_SNK in TMDS mode	V _I = 0.4 V; I _O = 3 mA			30	Ω
Δr _{ON}	On resistance variation with input signal voltage change in DP mode	V _{CC} = 3.6 V, I _O = 5 mA, V _I = 2.6 V to 3.4 V V _{CC} = 3.0 V, I _O = 5 mA, V _I = 0 V to 0.4 V			5	Ω
V _{ID(HYS)}	Differential input hysteresis	By design (simulation only)		50		mV
I _{LEAK}	Failsafe condition leakage current	V _{CC} = 0 V; V(pin) = 3.3 V; SCL/SDA_SNK			40	μA
		V _{CC} = 0 V; V(pin) = 3.3 V; AUX_SNK p/n			20	
		V _{CC} = 0 V; V(pin) = 3.3 V; SCL_CTL/EQ, SDA_CTL/PRE, AUX_SRCp			5	
		V _{CC} = 0 V; V(pin) = 3.3 V; AUX_SRCn, SCL/SDA_SRC			60	
I _{H_AUX_DD C}	AUX/DDC High level input current	Device powered; V _I = V _{CC}			5	μA
I _{H_I2C}	I ² C High level input current				20	
I _{L_AUX}	AUX Low level input current				5	μA
I _{L_I2C}	I ² C Low level input current	Device powered; V _I = GND ;			40	
I _{L_DDCSRC C}	DDC Low level input current	I _{L_DDCSRC} includes R _{DDC} resistor current			80	
V _{AUX+}	AUX_SNKp voltage	Per PHY_CTS section 3.19	0		0.4	V
V _{AUX-}	AUX_SKNn voltage	Per PHY_CTS section 3.18	2.4		3.6	V
S ₁₁₂₂	AC coupled AUX line insertion loss	V _{ID} = 400 mV, 360 MHz sine wave			3	dB
R _{DDC}	Switchable pullup resistor on DDC at source side (SCL_DDC, SDA_DDC)	CAD_SNK = V _{IH}	48	60	72	kΩ
V _{IL1}	SCL/SDA_SRC low-level input voltage	OVS ≥ V _{IH}			0.4	V
V _{IL2}		OVS at V _{IM}			0.4	
V _{IL3}		OVS ≤ V _{IL}			0.3	
V _{OL1}	SCL/SDA_SRC low-level output voltage	OVS ≥ V _{IH}	0.6		0.7	V
V _{OL2}		OVS at V _{IM}	0.5		0.6	
V _{OL3}		OVS ≤ V _{IL}	0.4		0.5	
V _{OL4}	SCL/SDA_SNK and SCL/SDA_CTL low-level output voltage	I _O = 3 mA			0.4	V

AUX/DDC/I²C SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{sk(AUX)}	AUX intra-pair skew	V _{ID} = 400 mV, see Figure 15			400	ps
t _{PLH(AUX)}	AUX propagation delay, low to high	CAD_SNK ≤ V _{IL} ; 1-Mbps pattern; see Figure 16			3	ns
t _{PHL(AUX)}	AUX propagation delay, high to low				3	
t _{PLH1(DDC)}	DDC propagation delay, low to high ⁽¹⁾	Source to Sink; CAD_SNK ≥ V _{IH} ; 100-kbps pattern;		360		ns
t _{PHL1(DDC)}	DDC propagation delay, high to low ⁽¹⁾	C _L (Sink) = 400 pF; see Figure 17		230		
t _{PLH2(DDC)}	DDC propagation delay, low to high ⁽¹⁾	Sink to Source; CAD_SNK ≥ V _{IH} ; 100-kbps pattern;		250		ns
t _{PHL2(DDC)}	DDC propagation delay, high to low ⁽¹⁾		C _L (Source) = 100 pF; see Figure 18		200	

(1) Applies to DDC pass through to DisplayPort sink and the HDMI/DVI sink.

AUX/DDC/I²C SWITCHING CHARACTERISTICS (continued)

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PU(AUX)}$ Main link D3 wakeup time	$V_{ID} = 0.1\text{ V}$, $V_{ICM} = 2\text{ V}$ source side (before AC coupling caps)			50	μs
Local I²C					
Refer to the I ² C-Bus Specification, Version 2.1 (January 2000); SN75DP126 meets the switching characteristics for standard mode transfers up to 100 kbps.					




Figure 15. AUX Skew Measurement




Figure 16. AUX Delay Measurement




Figure 17. DDC Propagation Delay – Source to Sink




Figure 18. DDC Propagation Delay – Sink to Source

TYPICAL CHARACTERISTICS




Figure 19. Typical EQ Gain Curves

Input Mode	Trace Length (inches)	Recommended Fixed EQ Setting
DisplayPort HBR2	2	10dB
	6	10dB
	10	10dB
	14	13dB
	18	15dB
	22	15dB
TMDS 3.4 Gbps	2	13dB
	6	13dB
	10	13dB
	14	13dB
	18	15dB
	22	15dB

Figure 20. Characterization Test Board Trace Lengths vs. EQ Setting

(1) Gain represents SN75DP126 design simulation.




Figure 21. V_{OD} vs. VS_{adj}

TYPICAL CHARACTERISTICS (CONTINUED)




Figure 22. Main Link Input with 22-inch Trace; DisplayPort Sink




Figure 23. SN75DP126 Output; 22-inch Input Trace; 15 dB EQ Setting; DP Sink




Figure 24. Main Link Input with 22-inch Trace; TMDS Sink




Figure 25. SN75DP126 Output; 22-inch Input Trace; 15 dB EQ Setting; TMDS Sink

APPLICATION INFORMATION

Operating Modes Overview




Figure 26. SN75DP126 Operating Modes Flow Diagram

Table 1. Description of SN75DP126 Operating Modes

MODE	CHARACTERISTICS	CONDITIONS
Shutdown Mode	Least amount of power consumption (most circuitry turned off); HPD_SRC output is asserted if either DP_HPD_SNK or TMDS_HPD_SNK are input active (high); all other outputs are high-impedance; all other inputs are ignored; the local I ² C interface is inactive; in this state all local I ² C registers and DPCD registers are set to default values.	EN is low
Standby Mode	Main Link outputs are disabled; the local I ² C interface is active; in this state, the HPD_SRC (and CAD_SRC) outputs are driven low for at least t _{T(HPD)} to indicate no sink connectivity to the source; the SN75DP126 passes through this state when transitioning from one active sink to the other for reasons of PRIORITY selection, where the HPD_SRC de-assertion for at least t _{T(HPD)} communicates the sink plug event to the source.	EN is high; Either no sink is connected, or both sinks are connected and PRIORITY causes a transition from one sink to the other sink
DisplayPort Active Mode	The DisplayPort sink is selected and data transfer is enabled (normal operation); the Main Link output is either TMDS mode (CAD_SNK = 1) or DisplayPort mode (CAD_SNK = 0).	EN is high; DP_HPD_SNK is high, but after entering this state, DP_HPD_SNK can be low for less than t _{T(HPD)} (for example, sink interrupt request to source); If both TMDS_HPD_SNK and DP_HPD_SNK are high, then a low input on PRIORITY causes the DisplayPort sink selection
	In TMDS mode, the DDC source-side channel (SCL/SDA_SRC) is connected to the sink DDC channel (AUX_SNK p/n) through a low-resistance circuit; and the CAD_SRC output is driven high. In TMDS mode the output signal swing is 600 mVpp unless this setting is adjusted through local I ² C interface programming; the Main Link input equalizer settings depend on device control inputs and local I ² C settings. In DisplayPort mode the AUX source-side channel is connected to the sink AUX channel through a low-resistance circuit; and the CAD_SRC output is driven low. The AUX monitor is active for Link Training, which automatically updates the DPCD registers to enable the Main Link outputs (this Link Training operation may be de-activated and overridden by direct local I ² C programming); transactions other than Link Training and D3 power management commands are ignored on the AUX interface; the Main Link output signal conditioning (pre-emphasis and V _{OD}) and Main Link input equalizer settings depend on the Link Training, device control inputs, and local I ² C settings.	
D3 Power Down Mode	DisplayPort D3 low-power mode; DisplayPort sink Main Link outputs are disabled; local I ² C interface is active; AUX monitor is active.	EN is high; DisplayPort sink is selected, and operating in DisplayPort mode (CAD_SNK = 0); "Enter D3" AUX command has been performed
HDMI/DVI Active Mode	The HDMI/DVI sink is selected and data transfer is enabled (normal operation); the HDMI/DVI Main Link output (TMDS signaling) is enabled.	EN is high; TMDS_HPD_SNK is high; If both TMDS_HPD_SNK and DP_HPD_SNK are high, then a high input on PRIORITY causes the HDMI/DVI sink selection
	The DDC source-side channel (SCL/SDA_SRC) is connected to the HDMI/DVI sink DDC channel (SCL/SDA_SNK) through an I ² C buffer that separates the capacitive load between the source and sink; the DP-HDMI Adapter ID buffer containing a read-only phrase DP-HDMI ADAPTOR<EOT> converted to ASCII characters at DDC (I ² C target) addresses 80h(Write)/81h(Read) per the VESA DisplayPort Interoperability Guidelines Version 1.1a The HDMI/DVI Main Link output signal conditioning (pre-emphasis and V _{OD}) and Main Link input equalizer settings depend on the device control inputs and local I ² C settings.	
Output Disable Mode	When low-signal levels on the source Main Link input are sensed (a squelch event) when in either sink-side is selected for active mode, a transition to this state occurs and the sink-side Main Link outputs are disabled; when the source Main Link input signal levels are above a pre-determined threshold, a transition back to the appropriate active mode occurs.	EN is high; DPCD register 101h or 103h entry is invalid
	Other than a disabled Main Link output, this state characteristics are identical to the active state from where the transition occurred. A transition to this state may occur from DisplayPort Active Mode, D3 Power Down Mode, or Compliance Test Mode when DPCD writes (from the local I ² C or the AUX channel) update the DPCD 101h or 103h registers with invalid values; this action causes the DP sink to issue an interrupt and re-train the link.	
Compliance Test Mode	Through local I ² C registers the device can be forced into ignoring TMDS_HPD_SNK, DP_HPD_SNK, and CAD_SNK; HPD_SRC and CAD_SRC outputs are programmed through local I ² C registers (default output low); all other configurations (such as output signal conditioning and EQ settings) are programmable through the local I ² C registers in this state.	EN is high; Local I ² C programming selects the this mode

Implementing the EN Signal

The SN75DP126 EN input gives control over the device reset and to place the device into Shutdown mode. When EN is low, all DPCD and local I²C registers are reset to their default values, and all Main Link lanes are disabled.

It is critical to reset the digital logic of the SN75DP126 after the V_{CC} supply (and V_{DD} supply for SN75DP126DS) is stable (that is, the power supply has reached the minimum recommended operating voltage). To reset the digital logic, transition the EN input from a low level to a high level. A system may provide a control signal to the EN signal that transitions low to high after the power supply is (or supplies are) stable, or implement an external capacitor connected between EN and GND, to allow delaying the EN signal during power up. Both implementations are shown in the following figures.




Figure 27. External Capacitor Controlled EN

When implementing the external capacitor, the size of the external capacitor depends on the power up ramp of the V_{CC} (and V_{DD} when applicable) supply, where a slower ramp-up results in a larger value external capacitor.

Refer to the latest reference schematic for the SN75DP126 device and/or consider approximately 200nF capacitor as a reasonable first estimate for the size of the external capacitor.

When implementing an EN input from an active controller, it is recommended to use an open drain driver if the EN input is driven. This protects the EN input from damage of an input voltage greater than V_{DD_DREG} (or V_{DD}).




Figure 28. EN Input from Active Controller

Hot Plug Detect (HPD) and Cable Adapter Detect (CAD) Description

The SN75DP126 drives the source-side Hot Plug Detect (HPD_SRC) signal output high to indicate to the GPU or graphics source that at least one sink has been detected and selected for connectivity; when no sink is selected the HPD_SRC is driven low. A high-level DP_HPD_SNK input indicates a DisplayPort sink device is connected, and a high-level TMDS_HPD_SNK input indicates a HDMI/DVI sink device is connected.

When DP_HPD_SNK is high, the DisplayPort sink is selected if the TMDS_HPD_SNK input is low. When TMDS_HPD_SNK is high, the HDMI/DVI sink is selected if the DP_HPD_SNK input is low. If both DP_HPD_SNK and TMDS_HPD_SNK inputs are high, then the PRIORITY input determines which sink is selected.

When the DisplayPort sink is selected, the CAD_SNK input indicates whether a DP sink (CAD_SNK = low) or a TMDS sink (CAD_SNK = high) is connected. The level of CAD_SNK is passed to the CAD_SRC output when the DisplayPort sink is selected. When the HDMI/DVI sink is selected, the CAD_SRC output is driven high regardless of the value input on CAD_SNK.

A sink is determined to be disconnected when the corresponding HPD_SNK input goes low for a duration of $t_{T(HPD)}$. When switching from one sink to the other based on the PRIORITY selection, that is, both sinks are connected and either PRIORITY has changed or the sink with higher PRIORITY was connected after the sink with lower PRIORITY, the SN75DP126 asserts HPD_SRC for a duration at least $t_{T(HPD)}$ before the switchover connection is established.

Through the local I²C interface it is possible to force the device to ignore DP_HPD_SNK, TMDS_HPD_SNK, and CAD_SNK, and control HPD_SRC and CAD_SRC directly.

When the EN pin is de-asserted (device is in power down mode), the HPD path from DP_HPD_SNK and/or TMDS_HPD_SNK to HPD_SRC is not reset. As a result, the source may need to retrain the link once EN is asserted (device is in active mode).

See [Figure 14](#) and [Table 2](#) for more information about the HPD and CAD functions.

OVS Function Description

The SN75DP126 provides an output-voltage select (OVS) control for the source side buffers on the DDC I²C lines. When the sink side is driven low, the corresponding source side driver turns on and drives the source side down to a low-level output voltage, V_{OL}. The value of V_{OL} and V_{IL} on the source side of the SN75DP126 depends on setting of the OVS pin. V_{OL} is always higher than V_{IL} on the source side to prevent lockup of the buffers on the DDC I²C lines. When the sink side is pulled up, the source side driver turns off and the sink side pin is high-impedance.

When the source side is driven below V_{IL} by an external I²C driver, both the sink and source side drivers are turned on. The sink side driver drives the sink side to near 0V, and the source side driver is on, but is overridden by the external I²C driver. When the source side is released by the external I²C driver, the source side driver is still on, so the source side is only able to rise to V_{OL}. However, the sink side driver turns off because the source side is above the V_{IL} threshold. If no external I²C driver is keeping the sink side low, the sink side rises causing the source side driver to turn off. See [Figure 17](#) and [Figure 18](#) for more information.

It is important that any external I²C driver on the source side is able to drive the bus below V_{IL} to achieve full operation. If the source side cannot be driven below V_{IL}, the sink side driver may not recognize and transmit the low value to the sink side.

AUX and DDC Configuration Details

The SN75DP126 connectivity between source-side AUX and DDC channels and the sink-side AUX and DDC channels is described in Table 3. Refer to the BLOCK DIAGRAM for more information about the AUX and DDC switches, buffers, and logic elements represented in [Table 2](#).

Note that the DDC interface incorporates 60kΩ pull-up resistors on SDA_SRC and SCL_SRC which are enabled when CAD_SRC is driven high, and disabled (turned off) when CAD_SRC is driven low.

Table 2. AUX and DDC Switch, Buffers, and Logic Element Control

INPUTS				OUTPUTS AND CONTROLS							COMMENTS ¹⁴
TMDS_HPD_SNK	DP_HPD_SNK	PRIORITY	CAD_SNK	CAD_SRC (Source-Side Output)	AUX_SRC SWITCH	DDC_SRC SWITCH	DP_AUX_SNK SWITCH	HDMI/DVI DDC LEVEL-SHIFT I/O BUFFERS	AUX MONITOR (Link Training)	14DP-HDMI ADAPTOR ID12 (1580h/81h DDC Buffer)	
0	0	X	0	0 ⁽¹⁾	OFF	OFF	OFF	OFF	OFF	OFF	no sink selected; low power mode
			1	1 ⁽¹⁾							
0	1	X	0	0	ON	OFF	ON	OFF	ON	OFF	DisplayPort sink selected; operating in DP mode; AUX_SNK connects to AUX_SRC and Link Training enabled
1	1	0									
0	1	X	1	1	OFF	ON	ON	OFF	OFF	OFF	DisplayPort sink selected; operating in TMDS mode; AUX_SNK connects to source-side DDC (SCL/SDA_SRC)
1	1	0									
1	0	X	X	1	OFF	ON	OFF	ON	OFF	ON	HDMI/DVI sink selected; connect the source-side DDC to sink-side DDC; enable the DP-HDMI Adaptor ID accessed via DDC addresses 80h/81h
1	1	1									

(1) After transitioning from HDMI/DVI mode to low power mode, CAD_SRC will remain high regardless of the status of CAD_SNK

Source-Side Main Link EQ Configuration Details

A variety of EQ settings are available through external pin configuration to accommodate for different PCB loss and GPU settings. The I²C interface is utilized to fully customize EQ configuration, lane-by-lane, beyond the input pin configuration options, as described in [Table 3](#).

Table 3. Source-Side Main Link EQ Configurations

INPUTS							EQ SETTINGS		
EQ_I2C_ENABLE (Register 05.7)	I2C_CTL_EN (3-Level Input)	SCL_CTL/EQ (3-Level Input)	LINK_TRAINING_ENABLE (Register 04.2)				DISPLAYPORT SIGNAL MODE ⁽¹⁾⁽²⁾ SOURCE LANES IN[3:0]	TMDS SIGNAL MODE ⁽³⁾ (TMDS DATA) SOURCE LANES IN[2:0]	TMDS SIGNAL MODE ⁽³⁾ (TMDS CLOCK) SOURCE LANE IN[3]
0	$\leq V_{IL}$	$\leq V_{IL}$	1	AEQ(L0) = 8 dB at 2.7 GHz AEQ(L1) = 6 dB at 2.7 GHz AEQ(L2) = 3.5 dB at 2.7 GHz AEQ(L3) = 0 dB at 2.7 GHz	6 dB at 2.7 GHz	3 dB at 1.35 GHz			
			0	6 dB at 2.7 GHz					
		V_{IM}	X	6 dB at 2.7 GHz	6 dB at 2.7 GHz	3 dB at 1.35 GHz			
		$\geq V_{IH}$	X	13 dB at 2.7GHz	13 dB at 2.7 GHz	3 dB at 1.35 GHz			
	V_{IM}	X	1	AEQ(L0) = 15 dB at 2.7 GHz AEQ(L1) = 13 dB at 2.7 GHz AEQ(L2) = 10 dB at 2.7 GHz AEQ(L3) = 6 dB at 2.7 GHz	13 dB at 2.7 GHz	3 dB at 1.35 GHz			
			0	13 dB at 2.7 GHz					
$\geq V_{IH}$	X	X	18 dB at 2.7 GHz	18 dB at 2.7 GHz	3 dB at 1.35 GHz				
1	V_{IM} or $\geq V_{IH}$	X	1	AEQ(Lx) = 0 dB at 2.7 GHz (default) EQ settings for each link training level can be selected via local I ² C	0 dB at 2.7 GHz (default) EQ settings selected via local I ² C, training level L1 (AEQ_L1_LANE _x _SET registers)	3 dB at 1.35 GHz			
			0	0 dB at 2.7 GHz (default) EQ settings selected via local I ² C; training level L1 (AEQ_L1_LANE _x _SET registers)	0 dB at 2.7 GHz (default) EQ settings selected via local I ² C; training level L1 (AEQ_L1_LANE _x _SET registers)	3 dB at 1.35 GHz			

(1) DisplayPort mode is active when the DisplayPort sink is selected and the CAD_SNK input is low

(2) In DisplayPort signaling mode, the EQ gain may be applied after the Link Training is complete

(3) TMDS mode is active when the DisplayPort sink is selected and the CAD_SNK input is high, or when the HDMI/DVI sink is selected

Link Training and DPCD Description

The SN75DP126 can monitor the auxiliary interface access to DisplayPort Configuration Data (DPCD) registers during Link Training in DisplayPort mode, to select the output voltage swing V_{OD} , output pre-emphasis, and the EQ setting of the Main Link. The AUX monitor for SN75DP126 supports Link Training in 1-Mbps Manchester mode, and is disabled during TMDS modes of operation.

The DPCD registers monitored by SN75DP126 are listed below. Bit fields not listed are reserved and values written to reserved fields are ignored.

Table 4. DPCD Registers Utilized by the SN75DP126 AUX Monitor

ADDRESS	NAME	DESCRIPTION
00100h	LINK_BW_SET	Bits 7:0 = Link Bandwidth Setting Write Values: 06h – 1.62 Gbps per lane 0Ah – 2.7 Gbps per lane (default) 14h – 5.4 Gbps per lane <i>Note: any other value is reserved; the SN75DP126 will revert to 5.4 Gbps operation when any other value is written</i> Read Values: 00h – 1.62 Gbps per lane 01h – 2.7 Gbps per lane (default) 02h – 5.4 Gbps per lane
00101h	LANE_COUNT_SET	Bits 4:0 = Lane Count Write Values: 0h – All lanes disabled (default) 1h – One lane enabled 2h – Two lanes enabled 4h – Four lanes enabled <i>Note: any other value is invalid and disables all Main Link output lanes</i> Read Values: 0h – All lanes disabled (default) 1h – One lane enabled 3h – Two lanes enabled Fh – Four lanes enabled
00103h	TRAINING_LANE0_SET	Write Values: Bits 1:0 = Output Voltage V_{OD} Level 00 – Voltage swing level 0 (default) 01 – Voltage swing level 1 10 – Voltage swing level 2 11 – Voltage swing level 3 Bits 4:3 = Pre-emphasis Level 00 – Pre-emphasis level 0 (default) 01 – Pre-emphasis level 1 10 – Pre-emphasis level 2 11 – Pre-emphasis level 3 <i>Note: the following combinations are not allowed for bits [1:0][4:3]: 01/11, 10/10, 10/11, 11/01, 11/10, 11/11; setting to any of these invalid combinations disables all Main Link lanes until the register value is changed back to a valid entry</i> Read Values: Bits 1:0 = Output Voltage V_{OD} Level 00 – Voltage swing level 0 (default) 01 – Voltage swing level 1 10 – Voltage swing level 2 11 – Voltage swing level 3 Bits 3:2 = Pre-emphasis Level 00 – Pre-emphasis level 0 (default) 01 – Pre-emphasis level 110 – Pre-emphasis level 2 11 – Pre-emphasis level 3
00104h	TRAINING_LANE1_SET	Sets the V_{OD} and pre-emphasis levels for lane 1
00105h	TRAINING_LANE2_SET	Sets the V_{OD} and pre-emphasis levels for lane 2
00106h	TRAINING_LANE3_SET	Sets the V_{OD} and pre-emphasis levels for lane 3

Table 4. DPCD Registers Utilized by the SN75DP126 AUX Monitor (continued)

ADDRESS	NAME	DESCRIPTION
0010F	TRAINING_LANE0_1_SET2	Write Values: Bits 1:0 = Lane 0 Post Cursor 2 00 – IN0 expects post cursor2 level 0; OUT0 transmits at post cursor 2 level 0 01 – IN0 expects post cursor2 level 1; OUT0 transmits at post cursor 2 level 0 10 – IN0 expects post cursor2 level 2; OUT0 transmits at post cursor 2 level 0 11 – IN0 expects post cursor2 level 3; OUT0 transmits at post cursor 2 level 0 Bits 5:4 = Lane 1 Post Cursor 2 00 – IN1 expects post cursor2 level 0; OUT1 transmits at post cursor 2 level 0 01 – IN1 expects post cursor2 level 1; OUT1 transmits at post cursor 2 level 0 10 – IN1 expects post cursor2 level 2; OUT1 transmits at post cursor 2 level 0 11 – IN1 expects post cursor2 level 3; OUT1 transmits at post cursor 2 level 0 Read Values: Bits 1:0 = Lane 0 Post Cursor 2 00 – IN0 expects post cursor2 level 0; OUT0 transmits at post cursor 2 level 0 01 – IN0 expects post cursor2 level 1; OUT0 transmits at post cursor 2 level 0 10 – IN0 expects post cursor2 level 2; OUT0 transmits at post cursor 2 level 0 11 – IN0 expects post cursor2 level 3; OUT0 transmits at post cursor 2 level 0 Bits 3:2 = Lane 1 Post Cursor 2 00 – IN1 expects post cursor2 level 0; OUT1 transmits at post cursor 2 level 0 01 – IN1 expects post cursor2 level 1; OUT1 transmits at post cursor 2 level 0 10 – IN1 expects post cursor2 level 2; OUT1 transmits at post cursor 2 level 0 11 – IN1 expects post cursor2 level 3; OUT1 transmits at post cursor 2 level 0
0110F	TRAINING_LANE2_3_SET2	Bit definition identical to that of TRAINING_LANE0_1_SET2 but for lanes 2 (IN2/OUT2) and lane 3 (IN3/OUT3)
00600h	SET_POWER	Bits 1:0 = Power Mode Write Values: 01 – Normal mode (default) 10 – Power down mode; D3 Standby Mode The Main Link and all analog circuits are shut down and the AUX channel is monitored during the D3 Standby Mode. The device exits D3 Standby Mode by access to this register, when CAD_SNK goes high, or if DP_HPD_SNK goes low for longer than $t_{(HPD)}$, which indicates that the DP sink was disconnected, or that the PRIORITY control has selected the HDMI/DVI sink. <i>Note: setting the register to the invalid combination 0600h[1:0] = 00 or 11 is ignored by the device and the device remains in normal mode</i> Read Values: 00 – Normal mode (default) 01 – Power-down mode; D3 Standby Mode

Local I²C Interface Overview

The SN75DP126 local I²C interface is enabled when EN is input high, and the I2C_CTL_EN control input is not input low. The SCL_CTL and SDA_CTL terminals are used for I²C clock and I²C data respectively. The SN75DP126 I²C interface conforms to the two-wire serial interface defined by the I²C Bus Specification, Version 2.1 (January 2000), and supports the standard mode transfer up to 100 kbps.

The device address byte is the first byte received following the START condition from the master device. The 7 bit device address for SN75DP126 is factory preset to 010110x with the least significant bit being determined by the I2C_CTL_EN 3-level control input. Table 5 clarifies the SN75DP126 target address.

Table 5. SN75DP126 I²C Target Address Description

SN75DP126 I ² C TARGET ADDRESS							
BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (W/R)
0	1	0	1	1	0	X	0/1

I2C_CTL_EN = Low : Local I²C interface is disabled.
 I2C_CTL_EN = Between V_{IL} and V_{IH}: X = 0, Address Cycle is 0x58 (Write) and 0x59 (Read).
 I2C_CTL_EN = High: X = 1, Address Cycle is 0x5A (Write) and 0x5B (Read).

The following procedure is followed to write to the SN75DP126 I²C registers:

1. The master initiates a write operation by generating a start condition (S), followed by the SN75DP126 7-bit address and a zero-value “W/R” bit to indicate a write cycle
2. The SN75DP126 acknowledges the address cycle
3. The master presents the sub-address (I²C register within SN75DP126) to be written, consisting of one byte of data, MSB-first

4. The SN75DP126 acknowledges the sub-address cycle
5. The master presents the first byte of data to be written to the I²C register
6. The SN75DP126 acknowledges the byte transfer
7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the SN75DP126
8. The master terminates the write operation by generating a stop condition (P)

The following procedure is followed to read the SN75DP126 I²C registers.

1. The master initiates a read operation by generating a start condition (S), followed by the SN75DP126 7-bit address and a one-value “W/R” bit to indicate a read cycle
2. The SN75DP126 acknowledges the address cycle
3. The SN75DP126 transmit the contents of the memory registers MSB-first starting at register 00h
4. The SN75DP126 will wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I²C master acknowledges reception of each data byte transfer
5. If an ACK is received, the SN75DP126 transmits the next byte of data
6. The master terminates the read operation by generating a stop condition (P)

Note that no sub-addressing is included for the read procedure, and reads start at register offset 00h and continue byte by byte through the registers until the I²C master terminates the read operation.

Refer to [Table 6](#) for SN75DP126 local I²C register descriptions. Reads from reserved fields not described return zeros, and writes are ignored.

Table 6. SN75DP126 Local I²C Control and Status Registers

ADDRESS	BIT(S)	DESCRIPTION	ACCESS
01h	3:2	SINK_PORT_SELECT 00 – DP_HPD_SNK and TMDS_HPD_SNK select the sink; when both are asserted, the PRIORITY control input is used where PRIORITY = LOW selects the DisplayPort sink (default) 01 – DP_HPD_SNK and TMDS_HPD_SNK select the sink; when both are asserted, the PRIORITY control input is used where PRIORITY = LOW selects the HDMI/DVI sink 10 – Force DisplayPort sink selection regardless of device HPD and control inputs 11 – Force HDMI/DVI sink selection regardless of device HPD and control inputs	RW
	1	FORCE_HPD_SRC 0 – Enter Standby mode when DP_HPD_SNK and TMDS_HPD_SNK are input low, and drive HPD_SRC high when DP_HPD_SNK or TMDS_HPD_SNK are input high (default) 1 – Drive HPD_SRC output high regardless of DP_HPD_SNK and TMDS_HPD_SNK inputs	RW
	0	FORCE_SHUTDOWN_MODE 0 – SN75DP126 is forced to Shutdown mode 1 – Shutdown mode is determined by EN input, normal operation (default)	RW
02h	7:0	TI_TEST. This field defaults to zero value, and should not be modified.	RW
03h	5:4	SQUELCH_SENSITIVITY. Input Main Link squelch sensitivity is selected by this field, and determines the transitions to and from the Output Disable mode. 00 – Main Link IN0p/n squelch detection threshold set to 60 mVpp 01 – Main Link IN0p/n squelch detection threshold set to 115 mVpp (default) 10 – Main Link IN0p/n squelch detection threshold set to 160 mVpp 11 – Main Link IN0p/n squelch detection threshold set to 200 mVpp	RW
	3	SQUELCH_ENABLE 0 – Main Link IN0p/n squelch detection enabled (default) 1 – Main Link IN0p/n squelch detection disabled	RW

Table 6. SN75DP126 Local I²C Control and Status Registers (continued)

ADDRESS	BIT(S)	DESCRIPTION	ACCESS
04h	3	TI_TEST. This field defaults to zero value, and should not be modified.	RW
	2	LINK_TRAINING_ENABLE 0 – DisplayPort sink Link Training is disabled. V _{OD} and Pre-emphasis are configured through the I ² C register interface; the EQ is fixed when this bit is zero. 1 – DisplayPort sink Link Training is enabled (default)	RW
	1	Reserved - Do not change this value	R/W
05h	7	EQ_I2C_ENABLE 0 – EQ settings controlled by device inputs only (default) 1 – EQ settings controlled by I ² C register settings	RW
	6:4	AEQ_L0_LANE0_SET. This field selects the EQ setting for Lane 0 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 0 pre-emphasis. 000 – 0 dB EQ gain (default) 100 – 5 dB (HBR); 10 dB (HBR2) 001 – 1.5 dB (HBR); 3.5 dB (HBR2) 101 – 6 dB (HBR); 13 dB (HBR2) 010 – 3 dB (HBR); 6 dB (HBR2) 110 – 7 dB (HBR); 15 dB (HBR2) 011 – 4 dB (HBR); 8 dB (HBR2) 111 – 9 dB (HBR); 18 dB (HBR2)	RW
	2:0	AEQ_L1_LANE0_SET. This field selects the EQ setting for Lane 0 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 1 pre-emphasis. This field also selects the fixed EQ setting for the following non-AEQ modes: <ul style="list-style-type: none"> • I2C_EQ_ENABLE is set, the DisplayPort sink is selected, and Link Training is disabled • I2C_EQ_ENABLE is set and the TMDS sink is selected. 000 – 0 dB EQ gain (default) 100 – 5 dB (HBR); 10 dB (HBR2) 001 – 1.5 dB (HBR); 3.5 dB (HBR2) 101 – 6 dB (HBR); 13 dB (HBR2) 010 – 3 dB (HBR); 6 dB (HBR2) 110 – 7 dB (HBR); 15 dB (HBR2) 011 – 4 dB (HBR); 8 dB (HBR2) 111 – 9 dB (HBR); 18 dB (HBR2)	RW
06h	6:4	AEQ_L2_LANE0_SET. This field selects the EQ setting for Lane 0 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 2 pre-emphasis. 000 – 0 dB EQ gain (default) 100 – 5 dB (HBR); 10 dB (HBR2) 001 – 1.5 dB (HBR); 3.5 dB (HBR2) 101 – 6 dB (HBR); 13 dB (HBR2) 010 – 3 dB (HBR); 6 dB (HBR2) 110 – 7 dB (HBR); 15 dB (HBR2) 011 – 4 dB (HBR); 8 dB (HBR2) 111 – 9 dB (HBR); 18 dB (HBR2)	RW
	2:0	AEQ_L3_LANE0_SET. This field selects the EQ setting for Lane 0 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 3 pre-emphasis. 000 – 0 dB EQ gain (default) 100 – 5 dB (HBR); 10 dB (HBR2) 001 – 1.5 dB (HBR); 3.5 dB (HBR2) 101 – 6 dB (HBR); 13 dB (HBR2) 010 – 3 dB (HBR); 6 dB (HBR2) 110 – 7 dB (HBR); 15 dB (HBR2) 011 – 4 dB (HBR); 8 dB (HBR2) 111 – 9 dB (HBR); 18 dB (HBR2)	RW

Table 6. SN75DP126 Local I²C Control and Status Registers (continued)

ADDRESS	BIT(S)	DESCRIPTION	ACCESS
07h	6:4	AEQ_L0_LANE1_SET. This field selects the EQ setting for Lane 1 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 0 pre-emphasis. 000 – 0 dB EQ gain (default) 100 – 5 dB (HBR); 10 dB (HBR2) 001 – 1.5 dB (HBR); 3.5 dB (HBR2) 101 – 6 dB (HBR); 13 dB (HBR2) 010 – 3 dB (HBR); 6 dB (HBR2) 110 – 7 dB (HBR); 15 dB (HBR2) 011 – 4 dB (HBR); 8 dB (HBR2) 111 – 9 dB (HBR); 18 dB (HBR2)	RW
	2:0	AEQ_L1_LANE1_SET. This field selects the EQ setting for Lane 1 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 1 pre-emphasis. This field also selects the fixed EQ setting for the following non-AEQ modes: <ul style="list-style-type: none"> • I2C_EQ_ENABLE is set, the DisplayPort sink is selected, and Link Training is disabled • I2C_EQ_ENABLE is set and the TMDS sink is selected. 000 – 0 dB EQ gain (default) 100 – 5 dB (HBR); 10 dB (HBR2) 001 – 1.5 dB (HBR); 3.5 dB (HBR2) 101 – 6 dB (HBR); 13 dB (HBR2) 010 – 3 dB (HBR); 6 dB (HBR2) 110 – 7 dB (HBR); 15 dB (HBR2) 011 – 4 dB (HBR); 8 dB (HBR2) 111 – 9 dB (HBR); 18 dB (HBR2)	RW
08h	6:4	AEQ_L2_LANE1_SET. This field selects the EQ setting for Lane 1 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 2 pre-emphasis. 000 – 0 dB EQ gain (default) 100 – 5 dB (HBR); 10 dB (HBR2) 001 – 1.5 dB (HBR); 3.5 dB (HBR2) 101 – 6 dB (HBR); 13 dB (HBR2) 010 – 3 dB (HBR); 6 dB (HBR2) 110 – 7 dB (HBR); 15 dB (HBR2) 011 – 4 dB (HBR); 8 dB (HBR2) 111 – 9 dB (HBR); 18 dB (HBR2)	RW
	2:0	AEQ_L3_LANE1_SET. This field selects the EQ setting for Lane 1 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 3 pre-emphasis. 000 – 0 dB EQ gain (default) 100 – 5 dB (HBR); 10 dB (HBR2) 001 – 1.5 dB (HBR); 3.5 dB (HBR2) 101 – 6 dB (HBR); 13 dB (HBR2) 010 – 3 dB (HBR); 6 dB (HBR2) 110 – 7 dB (HBR); 15 dB (HBR2) 011 – 4 dB (HBR); 8 dB (HBR2) 111 – 9 dB (HBR); 18 dB (HBR2)	RW
09h	6:4	AEQ_L0_LANE2_SET. This field selects the EQ setting for Lane 2 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 0 pre-emphasis. 000 – 0 dB EQ gain (default) 100 – 5 dB (HBR); 10 dB (HBR2) 001 – 1.5 dB (HBR); 3.5 dB (HBR2) 101 – 6 dB (HBR); 13 dB (HBR2) 010 – 3 dB (HBR); 6 dB (HBR2) 110 – 7 dB (HBR); 15 dB (HBR2) 011 – 4 dB (HBR); 8 dB (HBR2) 111 – 9 dB (HBR); 18 dB (HBR2)	RW
	2:0	AEQ_L1_LANE2_SET. This field selects the EQ setting for Lane 2 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 1 pre-emphasis. This field also selects the fixed EQ setting for the following non-AEQ modes: <ul style="list-style-type: none"> • I2C_EQ_ENABLE is set, the DisplayPort sink is selected, and Link Training is disabled • I2C_EQ_ENABLE is set and the TMDS sink is selected. 000 – 0 dB EQ gain (default) 100 – 5 dB (HBR); 10 dB (HBR2) 001 – 1.5 dB (HBR); 3.5 dB (HBR2) 101 – 6 dB (HBR); 13 dB (HBR2) 010 – 3 dB (HBR); 6 dB (HBR2) 110 – 7 dB (HBR); 15 dB (HBR2) 011 – 4 dB (HBR); 8 dB (HBR2) 111 – 9 dB (HBR); 18 dB (HBR2)	RW

Table 6. SN75DP126 Local I²C Control and Status Registers (continued)

ADDRESS	BIT(S)	DESCRIPTION	ACCESS								
0Ah	6:4	<p>AEQ_L2_LANE2_SET. This field selects the EQ setting for Lane 2 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 2 pre-emphasis.</p> <table border="0"> <tr> <td>000 – 0 dB EQ gain (default)</td> <td>100 – 5 dB (HBR); 10 dB (HBR2)</td> </tr> <tr> <td>001 – 1.5 dB (HBR); 3.5 dB (HBR2)</td> <td>101 – 6 dB (HBR); 13 dB (HBR2)</td> </tr> <tr> <td>010 – 3 dB (HBR); 6 dB (HBR2)</td> <td>110 – 7 dB (HBR); 15 dB (HBR2)</td> </tr> <tr> <td>011 – 4 dB (HBR); 8 dB (HBR2)</td> <td>111 – 9 dB (HBR); 18 dB (HBR2)</td> </tr> </table>	000 – 0 dB EQ gain (default)	100 – 5 dB (HBR); 10 dB (HBR2)	001 – 1.5 dB (HBR); 3.5 dB (HBR2)	101 – 6 dB (HBR); 13 dB (HBR2)	010 – 3 dB (HBR); 6 dB (HBR2)	110 – 7 dB (HBR); 15 dB (HBR2)	011 – 4 dB (HBR); 8 dB (HBR2)	111 – 9 dB (HBR); 18 dB (HBR2)	RW
	000 – 0 dB EQ gain (default)	100 – 5 dB (HBR); 10 dB (HBR2)									
001 – 1.5 dB (HBR); 3.5 dB (HBR2)	101 – 6 dB (HBR); 13 dB (HBR2)										
010 – 3 dB (HBR); 6 dB (HBR2)	110 – 7 dB (HBR); 15 dB (HBR2)										
011 – 4 dB (HBR); 8 dB (HBR2)	111 – 9 dB (HBR); 18 dB (HBR2)										
2:0	<p>AEQ_L3_LANE2_SET. This field selects the EQ setting for Lane 2 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 3 pre-emphasis.</p> <table border="0"> <tr> <td>000 – 0 dB EQ gain (default)</td> <td>100 – 5 dB (HBR); 10 dB (HBR2)</td> </tr> <tr> <td>001 – 1.5 dB (HBR); 3.5 dB (HBR2)</td> <td>101 – 6 dB (HBR); 13 dB (HBR2)</td> </tr> <tr> <td>010 – 3 dB (HBR); 6 dB (HBR2)</td> <td>110 – 7 dB (HBR); 15 dB (HBR2)</td> </tr> <tr> <td>011 – 4 dB (HBR); 8 dB (HBR2)</td> <td>111 – 9 dB (HBR); 18 dB (HBR2)</td> </tr> </table>	000 – 0 dB EQ gain (default)	100 – 5 dB (HBR); 10 dB (HBR2)	001 – 1.5 dB (HBR); 3.5 dB (HBR2)	101 – 6 dB (HBR); 13 dB (HBR2)	010 – 3 dB (HBR); 6 dB (HBR2)	110 – 7 dB (HBR); 15 dB (HBR2)	011 – 4 dB (HBR); 8 dB (HBR2)	111 – 9 dB (HBR); 18 dB (HBR2)	RW	
000 – 0 dB EQ gain (default)	100 – 5 dB (HBR); 10 dB (HBR2)										
001 – 1.5 dB (HBR); 3.5 dB (HBR2)	101 – 6 dB (HBR); 13 dB (HBR2)										
010 – 3 dB (HBR); 6 dB (HBR2)	110 – 7 dB (HBR); 15 dB (HBR2)										
011 – 4 dB (HBR); 8 dB (HBR2)	111 – 9 dB (HBR); 18 dB (HBR2)										
0Bh	6:4	<p>AEQ_L0_LANE3_SET. This field selects the EQ setting for Lane 3 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 0 pre-emphasis.</p> <table border="0"> <tr> <td>000 – 0 dB EQ gain (default)</td> <td>100 – 5 dB (HBR); 10 dB (HBR2)</td> </tr> <tr> <td>001 – 1.5 dB (HBR); 3.5 dB (HBR2)</td> <td>101 – 6 dB (HBR); 13 dB (HBR2)</td> </tr> <tr> <td>010 – 3 dB (HBR); 6 dB (HBR2)</td> <td>110 – 7 dB (HBR); 15 dB (HBR2)</td> </tr> <tr> <td>011 – 4 dB (HBR); 8 dB (HBR2)</td> <td>111 – 9 dB (HBR); 18 dB (HBR2)</td> </tr> </table>	000 – 0 dB EQ gain (default)	100 – 5 dB (HBR); 10 dB (HBR2)	001 – 1.5 dB (HBR); 3.5 dB (HBR2)	101 – 6 dB (HBR); 13 dB (HBR2)	010 – 3 dB (HBR); 6 dB (HBR2)	110 – 7 dB (HBR); 15 dB (HBR2)	011 – 4 dB (HBR); 8 dB (HBR2)	111 – 9 dB (HBR); 18 dB (HBR2)	RW
	000 – 0 dB EQ gain (default)	100 – 5 dB (HBR); 10 dB (HBR2)									
001 – 1.5 dB (HBR); 3.5 dB (HBR2)	101 – 6 dB (HBR); 13 dB (HBR2)										
010 – 3 dB (HBR); 6 dB (HBR2)	110 – 7 dB (HBR); 15 dB (HBR2)										
011 – 4 dB (HBR); 8 dB (HBR2)	111 – 9 dB (HBR); 18 dB (HBR2)										
2:0	<p>AEQ_L1_LANE3_SET. This field selects the EQ setting for Lane 3 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 1 pre-emphasis. This field also selects the fixed EQ setting for the following non-AEQ mode:</p> <ul style="list-style-type: none"> • I2C_EQ_ENABLE is set, the DisplayPort sink is selected, and Link Training is disabled <table border="0"> <tr> <td>000 – 0 dB EQ gain (default)</td> <td>100 – 5 dB (HBR); 10 dB (HBR2)</td> </tr> <tr> <td>001 – 1.5 dB (HBR); 3.5 dB (HBR2)</td> <td>101 – 6 dB (HBR); 13 dB (HBR2)</td> </tr> <tr> <td>010 – 3 dB (HBR); 6 dB (HBR2)</td> <td>110 – 7 dB (HBR); 15 dB (HBR2)</td> </tr> <tr> <td>011 – 4 dB (HBR); 8 dB (HBR2)</td> <td>111 – 9 dB (HBR); 18 dB (HBR2)</td> </tr> </table>	000 – 0 dB EQ gain (default)	100 – 5 dB (HBR); 10 dB (HBR2)	001 – 1.5 dB (HBR); 3.5 dB (HBR2)	101 – 6 dB (HBR); 13 dB (HBR2)	010 – 3 dB (HBR); 6 dB (HBR2)	110 – 7 dB (HBR); 15 dB (HBR2)	011 – 4 dB (HBR); 8 dB (HBR2)	111 – 9 dB (HBR); 18 dB (HBR2)	RW	
000 – 0 dB EQ gain (default)	100 – 5 dB (HBR); 10 dB (HBR2)										
001 – 1.5 dB (HBR); 3.5 dB (HBR2)	101 – 6 dB (HBR); 13 dB (HBR2)										
010 – 3 dB (HBR); 6 dB (HBR2)	110 – 7 dB (HBR); 15 dB (HBR2)										
011 – 4 dB (HBR); 8 dB (HBR2)	111 – 9 dB (HBR); 18 dB (HBR2)										
0Ch	6:4	<p>AEQ_L2_LANE3_SET. This field selects the EQ setting for Lane 3 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 2 pre-emphasis.</p> <table border="0"> <tr> <td>000 – 0 dB EQ gain (default)</td> <td>100 – 5 dB (HBR); 10 dB (HBR2)</td> </tr> <tr> <td>001 – 1.5 dB (HBR); 3.5 dB (HBR2)</td> <td>101 – 6 dB (HBR); 13 dB (HBR2)</td> </tr> <tr> <td>010 – 3 dB (HBR); 6 dB (HBR2)</td> <td>110 – 7 dB (HBR); 15 dB (HBR2)</td> </tr> <tr> <td>011 – 4 dB (HBR); 8 dB (HBR2)</td> <td>111 – 9 dB (HBR); 18 dB (HBR2)</td> </tr> </table>	000 – 0 dB EQ gain (default)	100 – 5 dB (HBR); 10 dB (HBR2)	001 – 1.5 dB (HBR); 3.5 dB (HBR2)	101 – 6 dB (HBR); 13 dB (HBR2)	010 – 3 dB (HBR); 6 dB (HBR2)	110 – 7 dB (HBR); 15 dB (HBR2)	011 – 4 dB (HBR); 8 dB (HBR2)	111 – 9 dB (HBR); 18 dB (HBR2)	RW
	000 – 0 dB EQ gain (default)	100 – 5 dB (HBR); 10 dB (HBR2)									
001 – 1.5 dB (HBR); 3.5 dB (HBR2)	101 – 6 dB (HBR); 13 dB (HBR2)										
010 – 3 dB (HBR); 6 dB (HBR2)	110 – 7 dB (HBR); 15 dB (HBR2)										
011 – 4 dB (HBR); 8 dB (HBR2)	111 – 9 dB (HBR); 18 dB (HBR2)										
2:0	<p>AEQ_L3_LANE3_SET. This field selects the EQ setting for Lane 3 when I2C_EQ_ENABLE is set, the DisplayPort sink is selected, Link Training is enabled, and the Link Training results in Level 3 pre-emphasis.</p> <table border="0"> <tr> <td>000 – 0 dB EQ gain (default)</td> <td>100 – 5 dB (HBR); 10 dB (HBR2)</td> </tr> <tr> <td>001 – 1.5 dB (HBR); 3.5 dB (HBR2)</td> <td>101 – 6 dB (HBR); 13 dB (HBR2)</td> </tr> <tr> <td>010 – 3 dB (HBR); 6 dB (HBR2)</td> <td>110 – 7 dB (HBR); 15 dB (HBR2)</td> </tr> <tr> <td>011 – 4 dB (HBR); 8 dB (HBR2)</td> <td>111 – 9 dB (HBR); 18 dB (HBR2)</td> </tr> </table>	000 – 0 dB EQ gain (default)	100 – 5 dB (HBR); 10 dB (HBR2)	001 – 1.5 dB (HBR); 3.5 dB (HBR2)	101 – 6 dB (HBR); 13 dB (HBR2)	010 – 3 dB (HBR); 6 dB (HBR2)	110 – 7 dB (HBR); 15 dB (HBR2)	011 – 4 dB (HBR); 8 dB (HBR2)	111 – 9 dB (HBR); 18 dB (HBR2)	RW	
000 – 0 dB EQ gain (default)	100 – 5 dB (HBR); 10 dB (HBR2)										
001 – 1.5 dB (HBR); 3.5 dB (HBR2)	101 – 6 dB (HBR); 13 dB (HBR2)										
010 – 3 dB (HBR); 6 dB (HBR2)	110 – 7 dB (HBR); 15 dB (HBR2)										
011 – 4 dB (HBR); 8 dB (HBR2)	111 – 9 dB (HBR); 18 dB (HBR2)										

Table 6. SN75DP126 Local I²C Control and Status Registers (continued)

ADDRESS	BIT(S)	DESCRIPTION	ACCESS
15h	4:3	<p>DP_BOOST. Controls the output pre-emphasis amplitude when the DisplayPort sink is selected; allows to reduce or increase all pre-emphasis settings by ~10%. Setting this field will impact V_{OD} when pre-emphasis is disabled.</p> <p>This setting also impacts the output in TMDS mode for the DisplayPort sink connection when the DisplayPort sink CAD_SNK input is high.</p> <p>00 – Pre-emphasis reduced by ~10%; V_{OD} reduced by 10% if pre-emphasis is disabled. 01 – Pre-emphasis nominal (default) 10 – Pre-emphasis increased by ~10%; V_{OD} increased by 10% if pre-emphasis is disabled. 11 – Reserved</p>	RW
	2	<p>DP_TMDS_VOD. Sets the target output swing in TMDS mode when the DisplayPort sink is selected, where CAD_SNK input is high.</p> <p>0 – Low TMDS output swing for DisplayPort sink channel (default) 1 – High TMDS output swing for DisplayPort sink channel</p>	RW
	1:0	<p>DP_TMDS_VPRE. Controls the output pre-emphasis in TMDS mode when the DisplayPort sink is selected, where CAD_SNK input is high.</p> <p>00 – No TMDS pre-emphasis for DisplayPort sink channel (default) 01 – Low TMDS pre-emphasis for DisplayPort sink channel 10 – High TMDS pre-emphasis for DisplayPort sink channel 11 – Reserved</p>	RW
17h	3	<p>DP_HPD_TEST_MODE</p> <p>0 – Normal HPD operating mode. (default) 1 – DisplayPort sink compliance test mode. DP_HPD_SNK is pulled high internally, the TMDS_HPD_SNK is pulled low internally, and the HPD_SRC output is driven high and the Main Link is activated depending on the squelch setting.</p>	RW
	1	<p>CAD_OUTPUT_INVERT</p> <p>0 – CAD_SRC output high means TMDS cable adapter detected when the DisplayPort sink is selected (default) 1 – CAD_SRC output low means TMDS cable adapter detected when the DisplayPort sink is selected</p>	RW
	0	<p>CAD_TEST_MODE</p> <p>0 – Normal CAD mode. CAD_SRC reflects the status of CAD_SNK, based on the value of CAD_OUTPUT_INVERT, when the DisplayPort sink is selected (default) 1 – Test mode. CAD_SRC indicates TMDS mode when the DisplayPort sink is selected, depending on the value of CAD_OUTPUT_INVERT; CAD_SNK input is ignored. This mode allows execution of certain tests on SN75DP126 without a connected TMDS display sink.</p>	
18h	3:2	<p>HDMI/DVI_PRE</p> <p>00 – 0 dB Pre-emphasis applied to the HDMI/DVI sink TMDS output 01 – Reserved 10 – Reserved 11 – 2 dB Pre-emphasis applied to the HDMI/DVI sink TMDS output</p>	RW
19h – 1Ah	7:0	TI_TEST. These registers shall not be modified.	RW
1Bh	7	I2C_SOFT_RESET. Writing a one to this register resets all I ² C registers to default values. Writing a zero to this register has no effect. Reads from this register return zero.	WO
	6	DPCD_RESET. Writing a one to this register resets the DPCD register bits (corresponding to DPCD addresses 103h – 10Fh). Writing a zero to this register has no effect. Reads from this register return zero.	WO
1Ch	3:0	DPCD_ADDR_HIGH. This value maps to bits 19:16 of the 20-bit DPCD register address accessed through the DPCD_DATA register.	RW
1Dh	7:0	DPCD_ADDR_MID. This value maps to bits 15:8 of the 20-bit DPCD register address accessed through the DPCD_DATA register.	RW
1Eh	7:0	DPCD_ADDR_LOW. This value maps to bits 7:0 of the 20-bit DPCD register address accessed through the DPCD_DATA register.	RW

Table 6. SN75DP126 Local I²C Control and Status Registers (continued)

ADDRESS	BIT(S)	DESCRIPTION	ACCESS
1Fh	7:0	DPCD_DATA. This register contains the data to write into or read from the DPCD register addressed by DPCD_ADDR_HIGH, DPCD_ADDR_MID, and DPCD_ADDR_LOW.	RW
20h	7:1	DEV_ID_REV. This field identifies the device and revision. 0000000 – SN75DP126 Revision 0	RO
	0	BIT_INVERT. The value read from this field is the inverse of that written. Default read value is '1'.	RW
21h	7:0	TI_TEST. These registers shall not be modified.	RW
22h – 27h	7:0	TI_TEST_RESERVED. These read only registers are reserved for test; writes are ignored.	RO

DP-HDMI Adaptor ID Buffer

The SN75DP126 includes the DP-HDMI adapter ID buffer for HDMI/DVI adaptor recognition, defined by the VESA DisplayPort Interoperability Guidelines Version 1.1a, accessible by standard I²C protocols through the DDC interface when the HDMI/DVI sink is selected. The DP-HDMI adapter buffer is accessed at target addresses 80h (Write) and 81h (Read).

The DP-HDMI adapter buffer contains a read-only phrase DP-HDMI ADAPTOR<EOT> converted to ASCII characters as illustrated in Table 7, and supports the Write command procedures (accessed at target address 80h) to select the sub-address, as recommended in the VESA DisplayPort Interoperability Guideline Adaptor Checklist Version 1.0 section 2.3.

Table 7. SN75DP126 DP-HDMI Adaptor ID Buffer

Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06	0x07	0x08	0x09	0x0A	0x0B	0x0C	0x0D	0x0E	0x0F	0x10
Data	44	50	2D	48	44	4D	49	20	41	44	41	50	54	4F	52	04	FF

REVISION HISTORY

Changes from Original (February 2012) to Revision A	Page
• Changed the device From Product Preview To Production	1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
SN75DP126DSRHUR	ACTIVE	WQFN	RHU	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 85	DP126DS	Samples
SN75DP126SSRHUR	ACTIVE	WQFN	RHU	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 85	DP126SS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75DP126SSRHUR	WQFN	RHU	56	2000	330.0	24.4	5.3	11.3	1.0	8.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS






*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75DP126SSRHUR	WQFN	RHU	56	2000	367.0	367.0	45.0

RHU (R-PWQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD



- Notes:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 -  Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
 -  The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - F. JEDEC MO-220 package registration is pending.

THERMAL PAD MECHANICAL DATA

RHU (R-PWQFN-N56)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

4206904/F 04/13

NOTE: All linear dimensions are in millimeters

RHU (R-PWQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com