

# **Dual Channel USB3.0 Redriver/Equalizer**

Check for Samples: SN65LVPE502A, SN65LVPE502B

#### **FEATURES**

- Single Lane USB 3.0 Equalizer/Redriver
- Selectable Equalization, De-Emphasis and Output Swing Control
- Integrated Termination
- Hot-Plug Capable
- Low Active Power (U0 state)
  - 315 mW (TYP),  $V_{CC} = 3.3V$
- USB 3.0 Low Power Support
  - 7 mW (TYP) When no Connection Detected
  - 70 mW (TYP) When Link in U2/U3 Mode
- Excellent Jitter and Loss Compensation Capability:
  - >40" of Total 4 mil Stripline on FR4
- Small Foot Print 3 x 3mm and 4 x 4mm 24pin QFN Packages


- High Protection Against ESD Transient
  - HBM: 5,000 VCDM: 1,500 VMM: 200 V

#### **APPLICATIONS**

 Notebooks, Desktops, Docking Stations, Active Cable, Backplane and Active Cable

#### DESCRIPTION

The SN65LVPE502x is a dual channel, single lane USB 3.0 redriver and signal conditioner supporting data rates of 5.0Gbps. The device complies with USB 3.0 spec revision 1.0, supporting electrical idle condition and low frequency periodic signals (LFPS) for USB 3.0 power management modes.






Figure 1. Typical Application

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.




Figure 2. Data Flow Block Diagram

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.



## ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VAL	.UE	LINUT
		MIN	MAX	UNIT
Supply voltage range <sup>(2)</sup>	V <sub>CC</sub>	-0.5	4	V
Voltage range	Differential I/O	-0.5	4	V
	Control I/O	-0.5	VCC + 0.5	V
	Human body model <sup>(3)</sup>	±5000		V
Electrostatic discharge	Charged-device model (4)	±1500		V
	Machine model <sup>(5)</sup>	±200		V
Continuous power dissipation See the Therma		ermal Table		

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltage values, except differential voltages, are with respect to network ground terminal.
- Tested in accordance with JEDEC Standard 22, Test Method A114-B Tested in accordance with JEDEC Standard 22, Test Method C101-A
- Tested in accordance with JEDEC Standard 22, Test Method A115-A

#### THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>	RGE PACKAGE	RLL PACKAGE	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	46	41.6	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	42	43.2	
$\theta_{JB}$	Junction-to-board thermal resistance	13	11.5	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	4	6.3	°C/VV
$\Psi_{JT}$	Junction-to-top characterization parameter		1.1	
$\Psi_{JB}$	Junction-to-board characterization parameter		11.5	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### THERMAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX <sup>(1)</sup>	UNIT
$P_D$	Device power dissipation	RSVD, EN_RXD, EQ cntrl pins = NC, K28.5 pattern at 5 Gbps, V <sub>ID</sub> = 1000 mV <sub>p-p</sub>		330	450	mW
$P_{Slp}$	Device power dissipation in sleep mode	EN_RXD = GND		0.03	0.4	mW

<sup>(1)</sup> The maximum rating is simulated under 3.6V VCC.

#### **Device Power**

The SN65LVPE502x is designed to operate from a single 3.3V supply.



## **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>CC</sub>	Supply voltage		3	3.3	3.6	V
C <sub>COUPLING</sub>	AC Coupling capacitor		75		200	nF
	Operating free-air temperature		-40		85	°C
DEVICE PA	RAMETERS					
I <sub>CC</sub>		EN_RXD, RSVD, EQ cntrl = NC, K28.5 pattern at 5 Gbps, VID = 1000mVp-p		100	120	
$ICC_{Rx.Detect}$	Supply current	In Rx.Detect mode		2	5	mA
ICC <sub>sleep</sub>		EN_RXD = GND		0.01	0.1	İ
ICC <sub>U2-U3</sub>		Link in USB low power state		21		İ
	Maximum data rate				5	Gbps
t <sub>ENB</sub>	Device enable time	Sleep mode exit time EN_RXD L $\rightarrow$ H With Rx termination present			100	μs
t <sub>DIS</sub>	Device disable time	Sleep mode entry time EN_RXD $H \rightarrow L$			2	μs
T <sub>RX.DETECT</sub>	Rx.Detect start event	Power-up time			100	μs
CONTROL	LOGIC					
V <sub>IH</sub>	High level input voltage		2.8		V <sub>CC</sub>	V
V <sub>IL</sub>	Low level input voltage		-0.3		0.5	V
V <sub>HYS</sub>	Input hysteresis			150		mV
		OSx, EQx, DEx = $V_{CC}$			30	
I <sub>IH</sub>	High level input current	$EN_RXD = V_{CC}$			1	μA
		$RSVD = V_{CC}$			30	İ
		OSx, EQx, DEx = GND	-30			
I <sub>IL</sub>	Low level input current	EN_RXD = GND	-30			μA
		RSVD = GND	-1			İ



## **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

over recomme	ended operating conditions (unless PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RECEIVER AC/D		CONDITIONS	IVIIIV	1115	IVIAA	UNITS
Vin <sub>diff_p-p</sub>	RX1, RX2 input voltage swing	AC coupled differential RX peak to peak signal	100		1200	mVpp
VCM_RX	RX1, RX2 common mode voltage	7.0 coupled differential fix peak to peak signal	100	3.3	1200	V
Vin <sub>COM_P</sub>	RX1, RX2 AC peak common mode voltage	Measured at Rx pins with termination enabled			150	mVP
Z <sub>CM_RX</sub>	DC common mode impedance		18	26	30	Ω
Z <sub>diff_RX</sub>	DC differential input impedance		72	80	120	Ω
Z <sub>RX_High_IMP+</sub>	DC Input high impedance	Device in sleep mode Rx termination not powered measured with respect to GND over 500mV max	50	85		kΩ
V <sub>RX-LFPS-DETpp</sub>	Low frequency periodic signaling (LFPS) detect threshold	Measured at receiver pin, below minimum output is squelched, above max input signal is passed to output	100		300	mVpp
DI	Differential return loss	50 MHz – 1.25 GHz	10	11		dB
RL <sub>RX-DIFF</sub>	Differential return 1055	1.25 GH – 2.5 GHz	6	7		uБ
RL <sub>RX-CM</sub>	Common mode return loss	50 MHz– 2.5 GHz	11	13		dB
TRANSMITTER A	AC/DC					
		$R_L = 100 \ \Omega \pm 1\%$ , DEx, OSx = NC, Transition Bit	800	1042	1200	
$V_{TXDIFF\_TB\_P-P}$		$R_L = 100 \ \Omega \ \pm 1\%$ , DEx = NC, OSx = GND Transition Bit		908		mV
	Differential peak-to-peak output voltage	$R_L = 100 \ \Omega \ \pm 1\%$ , DEx = NC, OSx = VCC Transition Bit	1127			
	(VID = 800, 1200 mVpp, 5 Gbps)	$R_{L} = 100~\Omega~\pm1\%,~DEx=NC,~OSx = 0,1,NC\\ \label{eq:RL} \mbox{Non-Transition Bit}$		1042		
$V_{TXDIFF\_NTB\_P-P}$		$R_{L} = 100~\Omega~\pm1\%,~DEx=0~OSx=0,1,NC\\ \label{eq:Robinson} \textbf{Non-Transition Bit}$	661 n			mV
		$R_L = 100~\Omega~\pm1\%$ , DEx=1 OSx = 0,1,NC Non-Transition Bit		507		
		DE1/DE2 = NC		0		
DE	De-emphasis level OS1,2 = NC (for OS1,	DE1/DE2 = 0 (SN65LVPE502ARLL)		-3.5		dB
DL	2 = 1 and 0 see Table 2)	DE1/DE2 = 0 (SN65LVPE502ARGE, SNLVPE502BRGE)	-3.0	-3.5	-4.0	uБ
		DE1/DE2 = 1		-6.0		
T <sub>DE</sub>	De-emphasis width			0.85		UI
$Z_{\text{diff\_TX}}$	DC differential impedance		72	90	120	Ω
Z <sub>CM_TX</sub>	DC common mode impedance	Measured w.r.t to AC ground over 0-500mV	18	23	30	Ω
RL <sub>diff TX</sub>	Differential return loss	f = 50 MHz - 1.25 GHz	9	10		dB
		f = 1.25 GHz – 2.5 GHz	6	7		
RL <sub>CM_TX</sub>	Common mode return loss	f = 50 MHz – 2.5 GHz	11	12		dB
I <sub>TX_SC</sub>	TX short circuit current	TX± shorted to GND			60	mA
V <sub>TX_CM_DC</sub>	Transmitter DC common-mode voltage	OSx = NC	2.0	2.6	3.0	V
V <sub>TX_CM_AC_Active</sub>	TX AC common mode voltage active			30	100	mVpp
$VT_{X\_idle\_diff-AC-pp}$	Electrical idle differential peak to peak output voltage	HPF to remove DC	0		10	mVpp
V <sub>TX_CM_DeltaU1-U0</sub>	Absolute delta of DC CM voltage during active and idle states			35	200	mV
$V_{TX\_idle\_diff-DC}$	DC Electrical idle differential output voltage	Voltage must be low pass filtered to remove any AC component	0		10	mV
V <sub>detect</sub>	Voltage change to allow receiver detect	Positive voltage to sense receiver termination			600	mV
	Output rise/fall time	20%–80% of differential voltage measured 1" from the output pin	30	65		ps
t <sub>R</sub> , t <sub>F</sub>					- 1	
t <sub>R</sub> , t <sub>F</sub>	Output rise/fall time mismatch	20%–80% of differential voltage measured 1" from the output pin		1.5	20	ps
	·	20%–80% of differential voltage measured 1" from the		1.5 305	20 370	ps ps

# TEXAS INSTRUMENTS

## **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating conditions (unless otherwise noted)

PARAMETER		CONDITIONS	MIN TYP	MAX	UNITS	
C <sub>TX</sub>	Tx input capacitance to GND	At 2.5 GHz	1.25		pF	
JITTER			·			
T <sub>TX-EYE</sub> (1) (2)	Total jitter (Tj) at point A		0.23	0.5		
DJ <sub>TX</sub> <sup>(2)</sup>	Deterministic jitter (Dj)	Device setting: OS1 = L,  DE1 = -6 dB. EQ1 = 7 dB	0.14	0.3	UI <sup>(3)</sup> pp	
RJ <sub>TX</sub> (2) (4)	Random jitter (Rj)	DE1 = 0 dB, EQ1 = 7 dB	0.08	0.2		
T <sub>TX-EYE</sub> (1) (2)	Total jitter (Tj) at point B		0.15	0.5		
DJ <sub>TX</sub> <sup>(2)</sup>	Deterministic jitter (Dj)	Device setting: OS2 = H,  DE2 = -6 dB. EQ2 = 7dB	0.07	0.3	UI <sup>(3)</sup> Pp	
RJ <sub>TX</sub> (2) (4)	Random jitter (Rj)		0.08	0.2		

- (1) Includes RJ at 10<sup>-12</sup> BER
- (2) Determininstic jitter measured with K28.5 pattern, Random jitter measured with K28.5 pattern at the ends of reference channel in Figure 6, VID=1000mVpp, 5Gbps, -3.5dB DE from source
- (3) UI = 200ps
- (4) Rj calculated as 14.069 times the RMS random jitter for 10<sup>-12</sup> BER




Figure 3. Propagation Delay




Figure 4. Electrical Idle Mode Exit and Entry Delay




Figure 5. Ouput Rise and Fall Times






Figure 6. Jitter Measurement Setup






Figure 7. Output De-Emphasis Levels OSx = NC



#### **DEVICE INFORMATION**



#### SN65LVPE502A RLL PACKAGE (Top View)





#### **Table 1. Pin Functions**

PIN							
'LVPE502A RGE	'LVPE502B RGE	'LVPE502A RLL	Name	I/O Type	Description		
HIGH SPEED D	DIFFERENTIAL I	O PINS		•			
8	20	19	Host_RX1-	I, CML	Non-inverting and inverting CML differential input for CH1		
9	19	20	Host_RX1+	I, CML	and CH2. These pins are tied to an internal voltage bias by dual termination resistor circuit.		
20	8	8	Device_RX2-	I, CML	Pins labeled "Host" must connect to the USB 3.0 host side.		
19	9	7	Device_RX2+	I, CML	Pins labeled "Device" must connect to the USB 3.0 device side.		
23	11	11	Device_TX1-	O, CML	Non-inverting and inverting CML differential output for CH1		
22	12	10	Device_TX1+	O, CML	and CH2. These pins are tied to an internal voltage bias by termination resistors.		
11	23	22	Host_TX2-	O, CML	Pins labeled "Host" must connect to the USB 3.0 host side.		
12	22	23	Host_TX2+	O, CML	Pins labeled "Device" must connect to the USB 3.0 device side.		
DEVICE CONT	ROL PIN						
5	17	17	EN_RXD	I, LVCMOS	Sets device operation modes per Table 2. Internally pulled to V <sub>CC</sub> .		
14	_	_	RSVD	I, LVCMOS	RSVD. Can be left as No-Connect.		
7, 24	2, 3, 4, 6, 14, 18, 24	1, 2, 6, 12, 18, 24	NC	No-Connect	Pads are not internally connected.		
<b>EQ CONTROL</b>	PINS <sup>(1)</sup>	ı					
3, 16	16, 5	15, 4	DE1, DE2	I, LVCMOS	Selects de-emphasis settings for CH1 and CH2 per Table 2. Internally tied to V <sub>CC</sub> /2		
2, 17	15, 7	14, 5	EQ1, EQ2	I, LVCMOS	Selects equalization settings for CH1 and CH2 per Table 2. Internally tied to $V_{\text{CC}}/2$		
4, 15	_	16, NC <sup>(2)</sup>	OS1, OS2	I, LVCMOS	Selects output amplitude for CH1 and CH2 per Table 2. Internally tied to V <sub>CC</sub> /2		
POWER PINS	(3)		•	•			
1,13	1, 13	3	VCC	Power	Positive supply; should be 3.3V ±10%		
6, 10, 18, 21, Thermal Pad	10, 21, Thermal Pad	9, Thermal Pad	GND	Power	Supply Ground		

<sup>(1)</sup> Internally biased to  $V_{CC}/2$  with >200k $\Omega$  pull-up/pull-down. When pins are left as NC board leakage at this pin pad must be < 1  $\mu$ A otherwise drive to Vcc/2 to assert mid-level state

<sup>(2)</sup> The 'LVPE502A RLL has OS2 internally No-Connect, to select the 1042 mVpp level on TX2.


<sup>(3)</sup> For 'LVPE502B, pins 10 and 21 must be connected to GND, while 6 and 18 may be NC. For the 'LVPE502A RGE, it is recommended that at least two of the four pins (6, 10, 18, 21) be connected to ground.



**Table 2. Signal Control Pin Setting** 

	OUTPUT SWING AND EQ CONTROL (at 2.5 GHz)								
OSx <sup>(1)</sup>	TRANSISTION BIT AMPLITUDE (TYP mVpp)	EQx <sup>(1)</sup>	EQUALIZATION (dB)						
NC (default)	1042	NC (default)	0						
0	908	0	7						
1	1127	1	15						
	OUTPUT DE CONTROL (at 2.5 GHz)								
DEx <sup>(1)</sup>	OSx <sup>(1)</sup> = NC	OSx <sup>(1)</sup> = 0	OSx <sup>(1)</sup> = 1						
NC (default)	0 dB	0 dB	0 dB						
0	−3.5 dB	−2.2 dB	-4.4 dB						
1	−6.0 dB	−5.2 dB	-6.0 dB						
	CONTROL PINS S	ETTINGS							
EN_RXD	DEV	ICE FUNCTION							
1 (default)	No	rmal Operation							
0		Sleep Mode							

(1) Where x = Channel 1 or Channel 2



NOTE: For more detailed placement example of redriver see typical eye diagrams and jitter plots at end of data sheet.

Figure 8. Redriver Placement Example



#### DETAILED DESCRIPTION

#### **Host- and Device-side Pins**

The SN65LVPE502x features a link state machine that makes the device transparent on the USB 3.0 bus while minimizing power. The state machine relies on the system host to be connected to the pins named "Host". USB 3.0 devices must be connected to the pins named "Device". Multiple SN65LVPE502x devices may be used in series.

#### Programmable EQ, De-Emphasis and Amplitude Swing

The SN65LVPE502x is designed to minimize signal degradation effects such as crosstalk and inter-symbol interference (ISI) that limits the interconnect distance between two devices. The input stage of each channel offers selectable equalization settings that can be programmed to match loss in the channel. The differential outputs provide selectable de-emphasis to compensate for the anticipated distortion USB 3.0 signal will experience. Level of de-emphasis will depend on the length of interconnect and its characteristics. The SN65LVPE502x provides a unique way to tailor output de-emphasis on a per channel basis with use of DE and OS pins. All Rx and Tx equalization settings supported by the device are programmed by six 3-state pins as shown in Table 2.

#### **Low Power Modes**

Device supports three low power modes as described below

1. Sleep Mode

Initiated anytime EN\_RXD undergoes a high to low transition and stays low or when device powers up with EN\_RXD set low. In sleep mode both input and output terminations are held at HiZ and device ceases operation to conserve power. Sleep mode max power consumption is 1mW, entry time is 2µs, device exits sleep mode to Rx.Detect mode after EN\_RXD is driven to Vcc, exit time is 100µs max.

RX Detect Mode--When no remote device is connected

Anytime 'LVPE502x detects a break in link (i.e. when upstream device is disconnected) or after power-up fails to find a remote device, 'LVPE502x goes to Rx Detect mode and conserves power by shutting down majority of its internal circuitry. In this mode input termination for both channels are driven to Hi-Z. In Rx Detect mode device power is <10mW (TYP) or less than 5% of its normal operating power. This feature is very useful in saving system power in mobile applications like notebook PC where battery life is critical.

Anytime an upstream device gets reconnected the redriver automatically senses the connection and goes to normal operating mode. This operation requires no setting to the device.

3. U2/U3 Mode

With the help of internal timers the device tracks when link enters USB 3.0 low power modes U2 and U3; in these modes link is in electrical idle state. 'LVPE502x will selectively turn-off internal circuitry to save on power. Typical power saving is about 75% lower than normal operating mode. The device will automatically revert to active mode when signal activity (LFPS) is detected.

#### **Receiver Detection**

#### At Power Up or Reset

After power-up or anytime EN\_RXD is toggled, RX.Detect cycle is performed by first setting Rx termination for each channel to Hi-Z, device then starts sensing for receiver termination that may be attached at the other end of each TX.

If receiver is detected on both channel

The TX and RX terminations are switched to Z<sub>DIFF\_TX</sub>, Z<sub>DIFF\_RX</sub> respectively.

If no receiver is detected on one or both channels

- The transmitter is pulled to Hi-Z
- The channel is put in low power mode
- Device attempts to detect Rx termination in 12 ms (TYP) interval until termination is found or device is put in sleep mode

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback



#### **During U2/U3 Link State**

Rx detection is also performed periodically when link is in U2/U3 states. However in these states during Rx detection, input termination is not automatically disabled before performing Rx.Detect. If termination is found device goes back to its low power state if termination is not found then device disables its input termination and then jumps to power-up RX.Detect state.

#### **Electrical Idle Support**

Electrical idle support is needed for low frequency periodic signaling (LFPS) used in USB 3.0 side band communication. A link is in an electrical idle state when the TX± voltage is held at a steady constant value like the common mode voltage. 'LVPE502x detects an electrical idle state when RX± voltage at the device pin falls below VRX\_LFPS\_DIFFp-p min. After detection of an idle state in a given channel the device asserts electrical idle state in its corresponding TX. When RX± voltage exceeds VRX\_LFPS\_DIFFp-p max normal operation is restored and output start passing input signal. Electrical idle exit and entry time is speccified at < 6ns.

#### TYPICAL EYE DIAGRAM AND PERFORMANCE CURVES

Measurement equipment details:


- Generator (source) LeCroy PERT3,
- Signal: 5Gbps, 1000mVp-p, 3.5 dB De-Emphasis
- Tj and Dj measurements based on CP0 (USB 3 compliance pattern) which is D0.0 or logical idle with SKP sequences removed
- Rj measurements based on CP1 or D10.2 symbol containing alternating 0s and 1s at Nyquist frequency
- Oscilloscope (Sink) LeCroy 25GHz Real Time Oscilloscope
- · LeCroy QualiPHY software used to measure jitter and collect compliance eye diagrams


Device Operating Conditions: VCC = 3.3 V, Temp = 25°C, EQx/DEx/OSx set to their default value when not mentioned

Submit Documentation Feedback




## PLOT #1 FIXED OUTPUT TRACE +3m USB 3 CABLE WITH VARIABLE INPUT TRACE







## PLOT #2 FIXED INPUT TRACE WITH VARIABLE OUTPUT TRACE and +3m USB 3.0 CABLE





Output Deterministic Jitter (Post Compliance Cable Channel and CTLE) versus Output Trace Length--Measured with Device DE Fixed @0dB





## PLOT #3 FIXED INPUT TRACE WITH VARIABLE OUTPUT TRACE and (No Cable)









#### **USB 3.0 MASK EYE DIAGRAM TEST**

## CASE I FIXED OUTPUT AND VARIABLE INPUT TRACE

DE= 0dB, EQ = 0dB, Input = 4", Output = 4" + 3m Cable




DE= 0dB, EQ = 0dB, Input = 8", Output = 4" + 3m Cable







## DE= 0dB, EQ = 0dB, Input = 12", Output = 4" + 3m Cable



DE= 0dB, EQ = 0dB, Input = 16", Output = 4" + 3m Cable




DE= 0dB, EQ = 0dB, Input = 20", Output = 4" + 3m Cable







## DE= 0dB, EQ = 7dB, Input = 24", Output = 4" + 3m Cable



DE= 0dB, EQ = 7dB, Input = 32", Output = 4" + 3m Cable




DE= 0dB, EQ = 7dB, Input = 36", Output = 4" + 3m Cable




Submit Documentation Feedback



## DE= 0dB, EQ = 15dB, Input = 36", Output = 4" + 3m Cable




DE= 0dB, EQ = 15dB, Input = 48", Output = 4" + 3m Cable




## CASE II FIXED INPUT AND VARIABLE OUTPUT TRACE+ 3m CABLE

DE= 0dB, EQ = 7dB, Input = 12", Output = 4" + 3m Cable







DE= 0dB, EQ = 7dB, Input = 12", Output = 8" + 3m Cable



DE= 0dB, EQ = 7dB, Input = 12", Output = 12" + 3m Cable



DE= 0dB, EQ = 7dB, Input = 12", Output = 16" + 3m Cable




20

Submit Documentation Feedback




## DE= 0dB, EQ = 7dB, Input = 12", Output = 20" + 3m Cable




# CASE III FIXED INPUT AND VARIABLE OUTPUT TRACE (No Cable)

DE= 0dB, EQ = 7dB, Input = 12", Output = 8"




DE= 0dB, EQ = 7dB, Input = 12", Output = 32"







DE= 0dB, EQ = 7dB, Input = 12", Output = 36"




DE= -3.5dB, EQ = 7dB, Input = 12", Output = 36"



DE= -6.0dB, EQ = 7dB, Input = 12", Output = 40"



DE= -6.0dB, EQ = 7dB, Input = 12", Output = 44"



2 Submit Documentation Feedback



## **REVISION HISTORY**

	Page					
Deleted the Ordering Information Table						
Changes from Revision A (March 2012) to Revision B	Page					
Added device SN65LVPE502B	1					
<ul> <li>Changed Feature From: Small Foot Print – 24 Pin (4mm x 4mm) QFN Package To 4x4mm 24-pin QFN Packages</li> </ul>						
Deleted pinout bottom View	8					
Added pinout package RLL						
Added RLL to the Pin Function table						
Added Section - Host- and Device-side Pins	11					





5-Jun-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
SN65LVPE502ARGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 85	502A	Samples
SN65LVPE502ARLLR	ACTIVE	VQFN	RLL	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 85	SN502A	Samples
SN65LVPE502ARLLT	PREVIEW	VQFN	RLL	24	250	TBD	Call TI	Call TI	0 to 85		
SN65LVPE502BRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		502B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

5-Jun-2013

In no event shall TI's liabilit	v arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVPE502ARGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
SN65LVPE502ARLLR	VQFN	RLL	24	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
SN65LVPE502BRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 8-Jun-2013



\*All dimensions are nominal

7 til diritoriororio di o riorimidi								
Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
SN65LVPE502ARGER	VQFN	RGE	24	3000	367.0	367.0	35.0	
SN65LVPE502ARLLR	VQFN	RLL	24	3000	367.0	367.0	35.0	
SN65LVPE502BRGER	VQFN	RGE	24	3000	367.0	367.0	35.0	



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.



# RGE (S-PVQFN-N24)


## PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206344-6/AD 04/13

NOTES: A. All linear dimensions are in millimeters



# RGE (S-PVQFN-N24)

## PLASTIC QUAD FLATPACK NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



# RLL (S-PWQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# RLL (S-PWQFN-N24)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>