

# WIDEBAND LOW-NOISE LOW-DISTORTION FULLY DIFFERENTIAL AMPLIFIER

#### **FEATURES**

- Qualified for Automotive Applications
- Fully Differential Architecture
- Centered Input Common-Mode Range
- Minimum Gain of 2 V/V (6 dB)
- Bandwidth: 1900 MHz
- Slew Rate: 6600 V/μs
- 1% Settling Time: 2 ns
- HD<sub>2</sub>: -75 dBc at 100 MHz
- HD<sub>3</sub>: -80 dBc at 100 MHz
- OIP<sub>2</sub>: 73 dBm at 70 MHz
- OIP<sub>3</sub>: 37 dBm at 70 MHz
- Input Voltage Noise: 1.9 nV/√Hz (f > 10 MHz)
- Noise Figure: 17.1 dB
- Output Common-Mode Control
- Power Supply:
  - Voltage: 3 V (±1.5 V) to 5 V (±2.5 V)
  - Current: 37.7 mA
- Power-Down Capability: 0.65 mA

#### **APPLICATIONS**

- 5-V Data Acquisition Systems High Linearity ADC Amplifier
- Wireless Communication
- Medical Imaging
- Test and Measurement

## **RELATED PRODUCTS**

| DEVICE                                      | MINIMUM<br>GAIN | COMMON-MODE<br>RANGE OF INPUT <sup>(1)</sup> |  |  |
|---|-----------------|--|--|--|
| THS4509 6 dB 0.75 V to 4.25 V               |                 |  |  |  |
| (1) Assumes a 5-V single-ended power supply |                 |  |  |  |


#### DESCRIPTION

The THS4509 is a wideband, fully differential operational amplifier designed for 5-V data-acquisition systems. It has very low noise at 1.9 nV/ $\sqrt{\text{Hz}}$ , and extremely low harmonic distortion of -75-dBc HD<sub>2</sub> and -80-dBc HD<sub>3</sub> at 100 MHz with 2 Vpp, G = 10 dB, and 1-k $\Omega$  load. Slew rate is very high at 6600 V/ $\mu$ s and with settling time of 2 ns to 1% (2-V step), it is ideal for pulsed applications. It is designed for minimum gain of 6 dB but is optimized for gain of 10 dB.

To allow for dc coupling to analog-to-digital converters (ADCs), its unique output common-mode control circuit maintains the output common-mode voltage within 3-mV offset (typ) from the set voltage, when set within 0.5 V of mid-supply, with less than 4-mV differential offset voltage. The common-mode set point is set to mid-supply by internal circuitry, which may be overdriven from an external source.

The input and output are optimized for best performance with their common-mode voltages set to mid-supply. Along with high-performance at low power-supply voltage, this makes for extremely high-performance single-supply 5-V data-acquisition systems. The combined performance of the THS4509 in a gain of 10 dB driving the ADS5500 ADC, sampling at 125 MSPS, is 81-dBc SFDR and 69.1-dBc SNR with a -1-dBFS signal at 70 MHz.

The THS4509 is offered in a quad 16-pin leadless QFN package (RGT) and is characterized for operation over the full automotive temperature range from –40°C to 125°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLOS547-NOVEMBER 2008 www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

| T <sub>A</sub> | PACKAGE <sup>(2)</sup> |              | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------------------|--------------|-----------------------|------------------|
| –40°C to 125°C | QFN – RGT              | Reel of 3000 | THS4509QRGTRQ1        | OOSQ             |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)

| V <sub>S-</sub> to V <sub>S+</sub> | Supply voltage                |                            | 6 V                          |
|------------------------------------|-------------------------------|----------------------------|------------------------------|
| VI                                 | Input voltage                 |                            | ±V <sub>S</sub>              |
| V <sub>ID</sub>                    | Differential input v          | roltage                    | 4 V                          |
| Io                                 | Output current <sup>(1)</sup> |                            | 200 mA                       |
|                                    | Continuous power              | dissipation                | See Dissipation Rating Table |
| TJ                                 | Maximum junction temperature  |                            | 150°C                        |
| T <sub>A</sub>                     | Operating free-air            | temperature range          | -40°C to 125°C               |
| T <sub>stg</sub>                   | Storage temperate             | ure range                  | −65°C to 150°C               |
|                                    |                               | Human-Body Model (HBM)     | 2000 V                       |
|                                    | ESD ratings                   | Charged-Device Model (CDM) | 1500 V                       |
|                                    |                               | Machine Model (MM)         | 100 V                        |


<sup>(1)</sup> The THS4509 incorporates a (QFN) exposed thermal pad on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature, which could permanently damage the device. See TI technical brief SLMA002 and SLMA004 for more information about utilizing the QFN thermally enhanced package.

#### **DISSIPATION RATINGS**

| PACKAGE  | 0       | 0        | POWER                 | RATING                |
|----------|---------|----------|-----------------------|-----------------------|
| PACKAGE  | AC      | ⊎JA      | T <sub>A</sub> ≤ 25°C | T <sub>A</sub> = 85°C |
| RGT (16) | 2.4°C/W | 39.5°C/W | 2.3 W                 | 225 mW                |

Submit Documentation Feedback

#### **DEVICE INFORMATION**



# **TERMINAL FUNCTIONS**

| TERMINAL          |                | DESCRIPTION  |  |  |  |  |
|-------------------|----------------|--|--|--|--|--|
| NAME              | NO.            | DESCRIPTION  |  |  |  |  |
| NC                | 1              | No internal connection   |  |  |  |  |
| V <sub>IN</sub> _ | 2              | Inverting amplifier input  |  |  |  |  |
| V <sub>OUT+</sub> | 3              | Noninverted amplifier output   |  |  |  |  |
| СМ                | 4,9            | Common-mode voltage input  |  |  |  |  |
| V <sub>S+</sub>   | 5, 6, 7, 8     | Positive amplifier power-supply input  |  |  |  |  |
| V <sub>OUT</sub>  | 10             | Inverted amplifier output  |  |  |  |  |
| V <sub>IN+</sub>  | 11             | Noninverting amplifier input   |  |  |  |  |
| PD                | 12             | Power down, $\overline{PD}$ = logic low puts part into low-power mode, $\overline{PD}$ = logic high or open for normal operation |  |  |  |  |
| V <sub>S-</sub>   | 13, 14, 15, 16 | Negative amplifier power supply input  |  |  |  |  |

NSTRUMENTS

SLOS547-NOVEMBER 2008 www.ti.com

# SPECIFICATIONS, $V_{S+} - V_{S-} = 5 \text{ V}$

Test conditions unless otherwise noted:  $V_{S+}$  = +2.5 V,  $V_{S-}$  = -2.5 V, G = 10 dB, CM = open,  $V_O$  = 2 Vpp,  $R_F$  = 349  $\Omega$ ,  $R_L$  = 200  $\Omega$  differential,  $T_A$  = 25°C, single-ended input, differential output, input and output referenced to mid-supply

| PARAMETER  | TEST COM  | IDITIONS                            | MIN      | TYP  | MAX  | UNIT               | TEST<br>LEVEL <sup>(1)</sup> |
|--|---|-------------------------------------|----------|------|------|--------------------|------------------------------|
| AC Performance   |   |                                     |          |      |      |                    |                              |
|  | $G = 6 dB$ , $V_O = 100 mVpp$                               | G = 6 dB, V <sub>O</sub> = 100 mVpp |          | 2.0  |      |                    |                              |
| One all aire at he as decidate   | $G = 10 \text{ dB}, V_0 = 100 \text{ mVpp}$                 | )                                   |          | 1.9  |      | GHz                |                              |
| Small-signal bandwidth   | $G = 14 \text{ dB}, V_0 = 100 \text{ mVpp}$                 | )                                   |          | 600  |      | NAL 1-             |                              |
|  | $G = 20 \text{ dB}, V_0 = 100 \text{ mVpp}$                 | )                                   |          | 275  |      | MHz                |                              |
| Gain-bandwidth product   | G = 20 dB   |                                     |          | 3    |      | GHz                |                              |
| Bandwidth for 0.1-dB flatness  | G = 10 dB, V <sub>O</sub> = 2 Vpp                           |                                     |          | 300  |      | MHz                |                              |
| Large-signal bandwidth   | G = 10 dB, V <sub>O</sub> = 2 Vpp                           |                                     |          | 1.5  |      | GHz                |                              |
| Slew rate (differential)   |   |                                     |          | 6600 |      | V/μs               |                              |
| Rise time  |   |                                     |          | 0.5  |      | ns                 |                              |
| Fall time  | 2-V step  |                                     |          | 0.5  |      | ns                 |                              |
| Settling time to 1%  |   |                                     |          | 2    |      | ns                 |                              |
| Settling time to 0.1%  |   |                                     |          | 10   |      | ns                 |                              |
|  | f = 10 MHz  |                                     |          | -104 |      |                    |                              |
| Second-order harmonic distortion   | f = 50 MHz  |                                     |          | -80  |      | dBc                |                              |
|  | f = 100 MHz   |                                     |          | -68  |      |                    |                              |
|  | f = 10 MHz  |                                     |          | -108 |      | dBc                | С                            |
| Third-order harmonic distortion  | f = 50 MHz  | -                                   |          | -92  |      |                    |                              |
|  | f = 100 MHz   | f = 100 MHz                         |          | -81  |      |                    |                              |
| Second-order intermodulation distortion                                  | 200-kHz tone spacing,                                       | f <sub>C</sub> = 70 MHz             |          | -78  |      |                    |                              |
|  | $R_L = 499 \Omega$  | f <sub>C</sub> = 140 MHz            |          | -64  |      | dBc                |                              |
| Third-order intermodulation distortion                                   | 200-kHz tone spacing, $R_L = 499 \ \Omega$                  | f <sub>C</sub> = 70 MHz             |          | -95  |      |                    |                              |
|  |   | f <sub>C</sub> = 140 MHz            |          | -78  |      | dBc                |                              |
|  | 200-kHz tone spacing,                                       | f <sub>C</sub> = 70 MHz             |          | 78   |      |                    |                              |
| Second-order output intercept point                                      | $R_L$ = 100 Ω, referenced to 50-Ω output                    | f <sub>C</sub> = 140 MHz            |          | 58   |      | dBm                |                              |
|  | 200-kHz tone spacing,                                       | f <sub>C</sub> = 70 MHz             |          | 43   |      |                    |                              |
| Third-order output intercept point                                       | $R_L$ = 100 Ω, referenced to 50-Ω output                    | f <sub>C</sub> = 140 MHz            |          | 38   |      | dBm                |                              |
| 4 dD commencian maint  | f <sub>C</sub> = 70 MHz                                     |                                     |          | 12.2 |      |                    |                              |
| 1-dB compression point   | f <sub>C</sub> = 140 MHz                                    |                                     |          | 10.8 |      | dBm                |                              |
| Noise figure   | 50-Ω system, 10 MHz   |                                     |          | 17.1 |      | dB                 |                              |
| Input voltage noise  | f > 10 MHz  |                                     |          | 1.9  |      | nV/√ <del>Hz</del> |                              |
| Input current noise  | f > 10 MHz  |                                     |          | 2.2  |      | pA/√ <del>Hz</del> |                              |
| DC Performance   |   |                                     | <u>'</u> |      |      |                    |                              |
| Open-loop voltage gain (A <sub>OL</sub> )                                |   |                                     |          | 68   |      | dB                 | С                            |
|  | T <sub>A</sub> = 25°C                                       |                                     |          | 1    | 4    | mV                 |                              |
| Input offset voltage   | $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ |                                     |          | 1    | 5    | mV                 | Α                            |
| Average offset voltage drift   | $T_A = -40$ °C to 125°C                                     |                                     |          | 2.6  |      | V/°C               | В                            |
|  | T <sub>A</sub> = 25°C                                       |                                     |          | 8    | 15.5 |                    |                              |
| Input bias current $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ |   |                                     |          | 8    | 18.5 | Α                  | Α                            |
| Average bias current drift   | $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$         |                                     |          | 20   |      | nA/°C              | В                            |
|  | T <sub>A</sub> = 25°C                                       |                                     |          | 1.6  | 3.6  | _                  |                              |
| Input offset current   | T <sub>A</sub> = -40°C to 125°C                             |                                     |          | 1.6  | 7    | Α                  | A                            |
|  | 1A40 C to 123 C   |                                     | 1.6      | , ,  |      |                    |                              |

<sup>(1)</sup> Test levels: A = 100% tested at 25°C, overtemperature limits by characterization and simulation; B = Limits set by characterization and simulation; C = Typical value only for information.

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated



# SPECIFICATIONS, $V_{S+} - V_{S-} = 5 \text{ V (continued)}$

Test conditions unless otherwise noted:  $V_{S+}=+2.5~V,~V_{S-}=-2.5~V,~G=10~dB,~CM=open,~V_O=2~Vpp,~R_F=349~\Omega,~R_L=200~\Omega$  differential,  $T_A=25^{\circ}C$ , single-ended input, differential output, input and output referenced to mid-supply

| PARAMETER                               | TEST CON                                      | IDITIONS  | MIN   | TYP                    | MAX  | UNIT     | TEST<br>LEVEL <sup>(1</sup> |
|---|---|---|-------|------------------------|------|----------|-----------------------------|
| Input                                   |   |   |       |                        |      |          |                             |
| Common-mode input range high            |   |   |       | 1.75                   |      |          |                             |
| Common-mode input range low             |   |   | -1.75 |                        | V    | В        |                             |
| Common-mode rejection ratio             |   |   |       | 90                     |      | dB       |                             |
| Differential input impedance            |   |   |       | 1.35    1.77           |      | MΩ    pF | С                           |
| Common-mode input impedance             |   |   |       | 1.02    2.26           |      | MΩ    pF | С                           |
| Output                                  | 1   |   |       |                        |      |          |                             |
|   | Each output with 100 Ω to                     | T <sub>A</sub> = 25°C                                       | 1.2   | 1.4                    |      |          |                             |
| Maximum output voltage high             | mid-supply                                    | $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ | 1.1   | 1.4                    |      | V        |                             |
| Minimum autout valta an lavo            | Lacif output with 100 12 to                   | T <sub>A</sub> = 25°C                                       |       | -1.4                   | -1.2 | 1/       | Α                           |
| Minimum output voltage low              |   | $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ |       | -1.4                   | -1.1 | V        |                             |
| <b>5</b> /4                             |   | 1   | 4.8   | 5.6                    |      | .,       |                             |
| Differential output voltage swing       | $T_A = -40^{\circ}C \text{ to } 125^{\circ}C$ |   | 4.4   |                        |      | V        |                             |
| Differential output current drive       | R <sub>L</sub> = 10 Ω                         |   |       | 96                     |      | mA       | С                           |
| Output balance error                    | V <sub>O</sub> = 100 mV, f = 1 MHz            |   |       | -49                    |      | dB       |                             |
| Closed-loop output impedance            | f = 1 MHz                                     |   |       | 0.3                    |      | Ω        |                             |
| Output Common-Mode Voltage Control      |   |   |       |                        |      |          |                             |
| Small-signal bandwidth                  | dwidth 700 I                                  |   |       |                        | MHz  |          |                             |
| Slew rate                               |   |   |       | 110                    |      | V/μs     |                             |
| Gain                                    |   |   |       | 1                      |      | V/V      | -                           |
| Output common-mode offset from CM input | 1.25 V < CM < 3.5 V                           |   |       | 5                      |      | mV       | С                           |
| CM input bias current                   | 1.25 V < CM < 3.5 V                           |   |       | ±40                    |      | Α        |                             |
| CM input voltage range                  |   |   |       | -1.5 to 1.5            |      | ٧        |                             |
| CM input impedance                      |   |   |       | 23    1                |      | kΩ    pF | 1                           |
| CM default voltage                      |   |   |       | 0                      |      | V        |                             |
| Power Supply                            | 1   |   |       |                        |      |          |                             |
| Specified operating voltage             |   |   | 3     | 5                      | 5.25 | V        | С                           |
|   | T <sub>A</sub> = 25°C                         |   |       | 37.7                   | 40.9 |          |                             |
| Maximum quiescent current               | $T_A = -40^{\circ}C$ to 125°C                 |   |       | 37.7                   | 41.9 | mA       |                             |
|   | T <sub>A</sub> = 25°C                         |   | 34.5  | 37.7                   |      |          | Α                           |
| Minimum quiescent current               | T <sub>A</sub> = -40°C to 125°C               |   | 33.5  | 37.7                   |      | mA       |                             |
| Power-supply rejection (PSRR)           |   |   |       | 90                     |      | dB       | С                           |
| Power Down                              | Referenced to V <sub>s-</sub>                 |   | 1     |                        |      |          | ı                           |
| Enable voltage threshold                | Assured on above 2.1 V +                      | V <sub>S-</sub>   |       | >2.1 + V <sub>S-</sub> |      | V        | _                           |
| Disable voltage threshold               | Assured off below 0.7 V + V <sub>S</sub> _    |   |       | <0.7 + V <sub>S-</sub> |      | V        | С                           |
| -                                       | T <sub>A</sub> = 25°C                         |   |       | 0.65                   | 0.9  | _        |                             |
| Powerdown quiescent current             | $T_A = -40$ °C to 125°C                       |   |       | 0.65                   | 1    | mA       | Α                           |
| Input bias current                      | PD = V <sub>S</sub> _                         |   |       | 100                    |      | А        |                             |
| Input impedance                         | -   |   |       | 50    2                |      | kΩ    pF |                             |
| Turn-on time delay                      | Measured to output on                         |   |       | 55                     |      | ns       | С                           |
| Turn-off time delay                     | Measured to output off                        |   |       | 10                     |      | s        | 1                           |

SLOS547-NOVEMBER 2008 www.ti.com

# SPECIFICATIONS, $V_{S+} - V_{S-} = 3 \text{ V}$

Test conditions unless otherwise noted:  $V_{S+}=+1.5~V,~V_{S-}=-1.5~V,~G=10~dB,~CM=open,~V_O=1~Vpp,~R_F=349~\Omega,~R_L=200~\Omega$  differential,  $T_A=25^{\circ}C$ , single-ended input, differential output, input and output referenced to mid-supply

| PARAMETER                                 | TEST COM  | TEST CONDITIONS                            |  | TYP  | MAX | UNIT               | TEST<br>LEVEL <sup>(1)</sup> |  |  |
|---|---|--|--|------|-----|--------------------|------------------------------|--|--|
| AC Performance                            | '   |  |  |      |     |                    | ш                            |  |  |
|   | $G = 6 \text{ dB}, V_O = 100 \text{ mVpp}$                  | $G = 6 \text{ dB}, V_O = 100 \text{ mVpp}$ |  | 1.9  |     | 011-               |                              |  |  |
| 0 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1    | $G = 10 \text{ dB}, V_0 = 100 \text{ mVpp}$                 | G = 10 dB, V <sub>O</sub> = 100 mVpp       |  | 1.6  |     | GHz                |                              |  |  |
| Small-signal bandwidth                    | $G = 14 \text{ dB}, V_0 = 100 \text{ mVpp}$                 | )  |  | 625  |     | N41.1-             |                              |  |  |
|   | $G = 20 \text{ dB}, V_0 = 100 \text{ mVpp}$                 | )  |  | 260  |     | MHz                |                              |  |  |
| Gain-bandwidth product                    | G = 20 dB   |  |  | 3    |     | GHz                |                              |  |  |
| Bandwidth for 0.1-dB flatness             | G = 10 dB, V <sub>O</sub> = 1 Vpp                           |  |  | 400  |     | MHz                |                              |  |  |
| Large-signal bandwidth                    | G = 10 dB, V <sub>O</sub> = 1 Vpp                           |  |  | 1.5  |     | GHz                |                              |  |  |
| Slew rate (differential)                  |   |  |  | 3500 |     | V/μs               |                              |  |  |
| Rise time                                 |   |  |  | 0.25 |     | ns                 |                              |  |  |
| Fall time                                 | 2-V step  |  |  | 0.25 |     | ns                 |                              |  |  |
| Settling time to 1%                       |   |  |  | 1    |     | ns                 |                              |  |  |
| Settling time to 0.1%                     |   |  |  | 10   |     | ns                 |                              |  |  |
|   | f = 10 MHz  |  |  | -107 |     |                    |                              |  |  |
| Second-order harmonic distortion          | f = 50 MHz  |  |  | -83  |     | dBc                |                              |  |  |
|   | f = 100 MHz   |  |  | -60  |     |                    | С                            |  |  |
|   | f = 10 MHz  | f = 10 MHz                                 |  | -87  |     |                    |                              |  |  |
| Third-order harmonic distortion           | f = 50 MHz  | f = 50 MHz                                 |  | -65  |     | dBc                |                              |  |  |
|   | f = 100 MHz   | f = 100 MHz                                |  | -54  |     |                    |                              |  |  |
|   | 200-kHz tone spacing,                                       | f <sub>C</sub> = 70 MHz                    |  | -77  |     | dBc                |                              |  |  |
| Second-order intermodulation distortion   | $R_L = 499 \Omega$  | f <sub>C</sub> = 140 MHz                   |  | -54  |     |                    |                              |  |  |
|   | 200-kHz tone spacing,                                       | f <sub>C</sub> = 70 MHz                    |  | -77  |     | dBc                |                              |  |  |
| Third-order intermodulation distortion    | R <sub>L</sub> = 499 Ω                                      | f <sub>C</sub> = 140 MHz                   |  | -62  |     |                    |                              |  |  |
| 0   | 200-kHz tone spacing  | f <sub>C</sub> = 70 MHz                    |  | 72   |     | dBm                |                              |  |  |
| Second-order output intercept point       | R <sub>L</sub> = 100 Ω                                      | f <sub>C</sub> = 140 MHz                   |  | 52   |     |                    |                              |  |  |
| Third and a common interest a sint        | 200-kHz tone spacing  | f <sub>C</sub> = 70 MHz                    |  | 38.5 |     | -ID                |                              |  |  |
| Third-order output intercept point        | R <sub>L</sub> = 100 Ω                                      | f <sub>C</sub> = 140 MHz                   |  | 30   |     | dBm                |                              |  |  |
| 4 40                                      | f <sub>C</sub> = 70 MHz                                     |  |  | 2.2  |     | -ID                |                              |  |  |
| 1-dB compression point                    | f <sub>C</sub> = 140 MHz                                    |  |  | 0.25 |     | dBm                |                              |  |  |
| Noise figure                              | 50-Ω system, 10 MHz   |  |  | 17.1 |     | dB                 |                              |  |  |
| Input voltage noise                       | f > 10 MHz  |  |  | 1.9  |     | nV/√ <del>Hz</del> |                              |  |  |
| Input current noise                       | f > 10 MHz  | f > 10 MHz                                 |  | 2.2  |     | pA/√ <del>Hz</del> |                              |  |  |
| DC Performance                            | <u>'</u>  |  |  |      |     |                    |                              |  |  |
| Open-loop voltage gain (A <sub>OL</sub> ) |   |  |  | 68   |     | dB                 | dB                           |  |  |
| Input offset voltage                      | T <sub>A</sub> = 25°C                                       | T <sub>A</sub> = 25°C                      |  | 1    |     | mV                 |                              |  |  |
| Average offset voltage drift              | $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ |  |  | 2.6  |     | V/°C               |                              |  |  |
| Input bias current                        | T <sub>A</sub> = 25°C                                       |  |  | 6    |     | А                  | С                            |  |  |
| Average bias current drift                | $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ |  |  | 20   |     | nA/°C              |                              |  |  |
| Input offset current                      | T <sub>A</sub> = 25°C                                       |  |  | 1.6  |     | Α                  |                              |  |  |
| Average offset current drift              | T <sub>A</sub> = -40°C to 125°C                             |  |  | 4    |     | nA/°C              | 1                            |  |  |

<sup>(1)</sup> Test levels: A = 100% tested at 25°C, overtemperature limits by characterization and simulation; B = Limits set by characterization and simulation; C = Typical value only for information.

Submit Documentation Feedback



# SPECIFICATIONS, $V_{S+} - V_{S-} = 3 \text{ V (continued)}$

Test conditions unless otherwise noted:  $V_{S+}=+1.5~V,~V_{S-}=-1.5~V,~G=10~dB,~CM=open,~V_O=1~Vpp,~R_F=349~\Omega,~R_L=200~\Omega$  differential,  $T_A=25^{\circ}C$ , single-ended input, differential output, input and output referenced to mid-supply

| PARAMETER                               | TEST COND                                      | ITIONS                | MIN TYP N               | IAX UNIT | TEST<br>LEVEL <sup>(1</sup> |
|---|--|-----------------------|-------------------------|----------|-----------------------------|
| Input                                   |  |                       |                         |          |                             |
| Common-mode input range high            |  |                       | 0.75                    | V        |                             |
| Common-mode input range low             |  |                       | -0.75                   | V        | В                           |
| Common-mode rejection ratio             |  |                       | 80                      | dB       |                             |
| Differential input impedance            |  |                       | 1.35    1.77            | MΩ    pF | С                           |
| Common-mode input impedance             |  |                       | 1.02    2.26            | MΩ    pF | С                           |
| Output                                  |  |                       | <u>'</u>                |          |                             |
| Maximum output voltage high             | Each output with 100 $\Omega$ to mid-supply    | T <sub>A</sub> = 25°C | 0.45                    | V        |                             |
| Minimum output voltage low              | Each output with 100 $\Omega$ to mid-supply    | T <sub>A</sub> = 25°C | -0.45                   | V        |                             |
| Differential output voltage swing       |  |                       | 1.8                     | V        | С                           |
| Differential output current drive       | R <sub>L</sub> = 10 Ω                          |                       | 50                      | mA       |                             |
| Output balance error                    | V <sub>O</sub> = 100 mV, f = 1 MHz             |                       | -49                     | dB       |                             |
| Closed-loop output impedance            | f = 1 MHz                                      |                       | 0.3                     | Ω        |                             |
| Output Common-Mode Voltage Contro       | ı  |                       | <u>'</u>                |          |                             |
| Small-signal bandwidth                  |  |                       | 570                     | MHz      |                             |
| Slew rate                               |  |                       | 60                      | V/µs     |                             |
| Gain                                    |  |                       | 1                       | V/V      | 1                           |
| Output common-mode offset from CM input | 1.25 V < CM < 3.5 V                            |                       | 4                       | mV       | С                           |
| CM input bias current                   | 1.25 V < CM < 3.5 V                            |                       | ±40                     | А        |                             |
| CM input voltage range                  |  |                       | -1.5 to 1.5             | V        |                             |
| CM input impedance                      |  |                       | 20    1                 | kΩ    pF |                             |
| CM default voltage                      |  |                       | 0                       | V        | 1                           |
| Power Supply                            |  |                       |                         |          |                             |
| Specified operating voltage             |  |                       | 3                       | V        | С                           |
| Quiescent current                       | T <sub>A</sub> = 25°C                          |                       | 34.8                    | mA       | Α                           |
| Power-supply rejection (PSRR)           |  |                       | 70                      | dB       | С                           |
| Power Down                              | Referenced to V <sub>s</sub> _                 |                       |                         |          | 1                           |
| Enable voltage threshold                | Assured <i>on</i> above 2.1 V + V <sub>s</sub> | S-                    | >2.1 + V <sub>S</sub> _ | V        |                             |
| Disable voltage threshold               | Assured off below 0.7 V + V <sub>5</sub>       | S-                    | <0.7 + V <sub>S</sub> _ | V        | 1                           |
| Power-down quiescent current            |  |                       | 0.46                    | mA       | 1                           |
| Input bias current                      | PD = V <sub>S</sub> _                          |                       | 65                      | А        | С                           |
| Input impedance                         |  |                       | 50    2                 | kΩ    pF | 1                           |
| Turn-on time delay                      | Measured to output on                          |                       | 100                     | ns       | 1                           |
| Turn-off time delay                     | Measured to output off                         |                       | 10                      | s        | 1                           |



#### **TYPICAL CHARACTERISTICS**

# TYPICAL AC PERFORMANCE: $V_{S+} - V_{S-} = 5 \text{ V}$

Test conditions unless otherwise noted:  $V_{S+}$  = +2.5 V,  $V_{S-}$  = -2.5 V, CM = open,  $V_{O}$  = 2 Vpp,  $R_{F}$  = 349  $\Omega$ ,  $R_{L}$  = 200  $\Omega$  differential, G = 10 dB, single-ended input, input and output referenced to midrail

| Small-Signal Frequency Response  | onse  |                                      | Figure 1  |
|----------------------------------|---|--------------------------------------|-----------|
| Large Signal Frequency Response  | onse  |                                      | Figure 2  |
|                                  | $HD_2$ , $G = 6 dB$ , $V_{OD} = 2 V_{PP}$   | vs Frequency                         | Figure 3  |
|                                  | $HD_3$ , $G = 6 dB$ , $V_{OD} = 2 V_{PP}$   | vs Frequency                         | Figure 4  |
|                                  | $HD_2$ , $G = 10$ dB, $V_{OD} = 2$ $V_{PP}$ | vs Frequency                         | Figure 5  |
|                                  | $HD_3$ , $G = 10 dB$ , $V_{OD} = 2 V_{PP}$  | vs Frequency                         | Figure 6  |
|                                  | $HD_2$ , $G = 14 dB$ , $V_{OD} = 2 V_{PP}$  | vs Frequency                         | Figure 7  |
| Harmonic Distortion              | $HD_3$ , $G = 14 dB$ , $V_{OD} = 2 V_{PP}$  | vs Frequency                         | Figure 8  |
|                                  | $HD_2$ , $G = 10 \text{ dB}$                | vs Output Voltage                    | Figure 9  |
|                                  | HD <sub>3</sub> , G = 10 dB                 | vs Output Voltage                    | Figure 10 |
|                                  | $HD_2$ , $G = 10 dB$                        | vs Common-Mode Output Voltage        | Figure 11 |
|                                  | $HD_3$ , $G = 10 dB$                        | vs Common-Mode Output Voltage        | Figure 12 |
|                                  | $IMD_2$ , $G = 6 dB$ , $V_{OD} = 2 V_{PP}$  | vs Frequency                         | Figure 13 |
|                                  | $IMD_3$ , $G = 6 dB$ , $V_{OD} = 2 V_{PP}$  | vs Frequency                         | Figure 14 |
| Intermedulation Distortion       | $IMD_2$ , G = 10 dB, $V_{OD}$ = 2 $V_{PP}$  | vs Frequency                         | Figure 15 |
| Intermodulation Distortion       | $IMD_3$ , G = 10 dB, $V_{OD}$ = 2 $V_{PP}$  | vs Frequency                         | Figure 16 |
|                                  | $IMD_2$ , G = 14 dB, $V_{OD}$ = 2 $V_{PP}$  | vs Frequency                         | Figure 17 |
|                                  | $IMD_3$ , G = 14 dB, $V_{OD}$ = 2 $V_{PP}$  | vs Frequency                         | Figure 18 |
| Output Intersect Daint           | OIP <sub>2</sub>                            | vs Frequency                         | Figure 19 |
| Output Intercept Point           | OIP <sub>3</sub>                            | vs Frequency                         | Figure 20 |
| 0.1-dB Flatness                  |   |                                      | Figure 21 |
| S-Parameters                     |   | vs Frequency                         | Figure 22 |
| Transition Rate                  |   | vs Output Voltage                    | Figure 23 |
| Transient Response               |   |                                      | Figure 24 |
| Settling Time                    |   |                                      | Figure 25 |
| Rejection Ratio                  |   | vs Frequency                         | Figure 26 |
| Output Impedance                 |   | vs Frequency                         | Figure 27 |
| Overdrive Recovery               |   |                                      | Figure 28 |
| Output Voltage Swing             |   | vs Load Resistance                   | Figure 29 |
| Turn-Off Time                    |   |                                      | Figure 30 |
| Turn-On Time                     |   |                                      | Figure 31 |
| nput Offset Voltage              |   | vs Input Common-Mode Voltage         | Figure 32 |
| Open-Loop Gain and Phase         |   | vs Frequency                         | Figure 33 |
| nput Referred Noise              |   | vs Frequency                         | Figure 34 |
| Noise Figure                     |   | vs Frequency                         | Figure 35 |
| Quiescent Current                |   | vs Supply Voltage                    | Figure 36 |
| Power-Supply Current             |   | vs Supply Voltage in Power-Down Mode | Figure 37 |
| Output Balance Error             |   | vs Frequency                         | Figure 38 |
| CM Input Impedance               |   | vs Frequency                         | Figure 39 |
| CM Small-Signal Frequency R      | esponse                                     |                                      | Figure 40 |
| CM Input Bias Current            | •   | vs CM Input Voltage                  | Figure 41 |
| Differential Output Offset Volta | ige   | vs CM Input Voltage                  | Figure 42 |
| Output Common-Mode Offset        | •   | vs CM Input Voltage                  | Figure 43 |

22

#### **SMALL-SIGNAL FREQUENCY RESPONSE**





Figure 1.



LARGE-SIGNAL FREQUENCY RESPONSE

Figure 2.

#### HD<sub>2</sub> vs FREQUENCY





Figure 3.



i iguie -




Figure 5.








Figure 6.























Figure 11.

Figure 12.



#### Figure 13.





Figure 15.



IMD<sub>3</sub> vs FREQUENCY




Figure 14.

#### IMD<sub>3</sub> vs FREQUENCY




Figure 16.

#### IMD<sub>3</sub> vs FREQUENCY








Figure 18.

















Figure 24.





Figure 25.



**REJECTION RATIO vs FREQUENCY** 






Figure 27.





Figure 28.








Figure 30.






Figure 31.




Figure 32.






Figure 33.




Figure 34.

#### NOISE FIGURE vs FREQUENCY




Figure 35.

#### QUIESCENT CURRENT vs SUPPLY VOLTAGE





Figure 36.







Figure 39.



#### **OUTPUT BALANCE ERROR vs FREQUENCY**




Figure 38.

#### **CM SMALL-SIGNAL FREQUENCY RESPONSE**




Figure 40.

#### **DIFFERENTIAL OUTPUT OFFSET VOLTAGE vs** CM INPUT VOLTAGE




Figure 42.



#### OUTPUT COMMON-MODE OFFSET vs CM INPUT VOLTAGE




Figure 43.



# TYPICAL AC PERFORMANCE: $V_{S+} - V_{S-} = 3 \text{ V}$

Test conditions unless otherwise noted:  $V_{S+}$  = +1.5 V,  $V_{S-}$  = -1.5 V, CM = open,  $V_{OD}$  = 1 Vpp,  $R_F$  = 349  $\Omega$ ,  $R_L$  = 200  $\Omega$  differential, G = 10 dB, single-ended input, input and output referenced to midrail

| Small-Signal Frequency Respon      | se   |                     | Figure 44 |
|------------------------------------|--|---------------------|-----------|
| Large-Signal Frequency Respon      | se   |                     | Figure 45 |
|                                    | $HD_2$ , $G = 6 dB$ , $V_{OD} = 1 V_{PP}$  | vs Frequency        | Figure 46 |
|                                    | $HD_3$ , $G = 6$ dB, $V_{OD} = 1$ $V_{PP}$ | vs Frequency        | Figure 47 |
| Harmonic Distortion                | $HD_2$ , $G = 10 dB$ , $V_{OD} = 1 V_{PP}$ | vs Frequency        | Figure 48 |
| Harmonic distortion                | $HD_3$ , $G = 10 dB$ , $V_{OD} = 1 V_{PP}$ | vs Frequency        | Figure 49 |
|                                    | $HD_2$ , $G = 14 dB$ , $V_{OD} = 1 V_{PP}$ | vs Frequency        | Figure 50 |
|                                    | $HD_3$ , $G = 14 dB$ , $V_{OD} = 1 V_{PP}$ | vs Frequency        | Figure 51 |
|                                    | $IMD_2$ , G = 6 dB, $V_{OD}$ = 1 $V_{PP}$  | vs Frequency        | Figure 52 |
|                                    | $IMD_3$ , $G = 6 dB$ , $V_{OD} = 1 V_{PP}$ | vs Frequency        | Figure 53 |
| Intermodulation Distortion         | $IMD_2$ , G = 10 dB, $V_{OD}$ = 1 $V_{PP}$ | vs Frequency        | Figure 54 |
| intermodulation distortion         | $IMD_3$ , G = 10 dB, $V_{OD}$ = 1 $V_{PP}$ | vs Frequency        | Figure 55 |
|                                    | $IMD_2$ , G = 14 dB, $V_{OD}$ = 1 $V_{PP}$ | vs Frequency        | Figure 56 |
|                                    | $IMD_3$ , G = 14 dB, $V_{OD}$ = 1 $V_{PP}$ | vs Frequency        | Figure 57 |
| Output Intercent Reint             | OIP <sub>2</sub>                           | vs Frequency        | Figure 58 |
| Output Intercept Point             | OIP <sub>3</sub>                           | vs Frequency        | Figure 59 |
| 0.1-dB Flatness                    |  |                     | Figure 60 |
| S-Parameters                       |  | vs Frequency        | Figure 61 |
| Transition Rate                    |  | vs Output Voltage   | Figure 62 |
| Transient Response                 |  |                     | Figure 63 |
| Settling Time                      |  |                     | Figure 64 |
| Output Voltage Swing               |  | vs Load Resistance  | Figure 65 |
| Rejection Ratio                    |  | vs Frequency        | Figure 66 |
| Overdrive Recovery                 |  |                     | Figure 67 |
| Output Impedance                   |  | vs Frequency        | Figure 68 |
| Turn-Off Time                      |  |                     | Figure 69 |
| Turn-On Time                       |  |                     | Figure 70 |
| Output Balance Error               |  | vs Frequency        | Figure 71 |
| Noise Figure                       |  | vs Frequency        | Figure 72 |
| CM Input Impedance                 |  | vs Frequency        | Figure 73 |
| Differential Output Offset Voltage | e  | vs CM Input Voltage | Figure 74 |
| Output Common-Mode Offset          |  | vs CM Input Voltage | Figure 75 |








Figure 44.

#### LARGE-SIGNAL FREQUENCY RESPONSE 22 $V_{OD} = 1 V_{PP}$ 20 G = 20 dB18 Large Signal Gain - dB 16 G = 14 dB 12 G = 10 dB10 8 G = 6 dB6 0 0.1 10 100 1000 10000 f- Frequency - MHz

Figure 45.

#### HD<sub>2</sub> vs FREQUENCY






Figure 46.



## HD<sub>2</sub> vs FREQUENCY



1







Figure 49.











IMD<sub>3</sub> vs FREQUENCY





IMD<sub>3</sub> vs FREQUENCY








Figure 55.




















Figure 62.






Figure 64.





t - Time - 500 ps/div Figure 63.

#### **OUTPUT VOLTAGE SWING vs LOAD RESISTANCE**




Figure 65.






Figure 67.










NOISE FIGURE vs FREQUENCY



TURN-OFF TIME





Figure 69.

#### **OUTPUT BALANCE ERROR vs FREQUENCY**



CM INPUT IMPEDANCE vs FREQUENCY




Figure 73.

#### DIFFERENTIAL OUTPUT OFFSET VOLTAGE vs CM INPUT VOLTAGE




Figure 74.

#### OUTPUT COMMON-MODE OFFSET vs CM INPUT VOLTAGE




Figure 75.

SLOS547-NOVEMBER 2008 www.ti.com



#### **TEST CIRCUITS**

The THS4509 is tested with the following test circuits built on the EVM. For simplicity, power-supply decoupling is not shown — see layout in the applications section for recommendations. Depending on the test conditions, component values are changed per the following tables, or as otherwise noted. The signal generators used are ac coupled  $50\text{-}\Omega$  sources and a  $0.22\text{-}\mu\text{F}$  capacitor and a  $49.9\text{-}\Omega$  resistor to ground are inserted across  $R_{\text{IT}}$  on the alternate input to balance the circuit. A split power supply is used to ease the interface to common test equipment, but the amplifier can be operated single supply, as described in the applications section, with no impact on performance.

**Table 1. Gain Component Values** 

| GAIN  | R <sub>F</sub> | $R_{G}$ | R <sub>IT</sub> |
|-------|----------------|---------|-----------------|
| 6 dB  | 348 Ω          | 165 Ω   | 61.9 Ω          |
| 10 dB | 348 Ω          | 100 Ω   | 69.8 Ω          |
| 14 dB | 348 Ω          | 56.2 Ω  | 88.7 Ω          |
| 20 dB | 348 Ω          | 16.5 Ω  | 287 Ω           |

Note the gain setting includes 50- $\Omega$  source impedance. Components are chosen to achieve gain and 50- $\Omega$  input termination.

**Table 2. Load Component Values** 

| $R_L$ | Ro     | R <sub>OT</sub> | ATTEN   |
|-------|--------|-----------------|---------|
| 100 Ω | 25 Ω   | open            | 6 dB    |
| 200 Ω | 86.6 Ω | 69.8 Ω          | 16.8 dB |
| 499 Ω | 237 Ω  | 56.2 Ω          | 25.5 dB |
| 1k Ω  | 487 Ω  | 52.3 Ω          | 31.8 dB |

Note the total load includes  $50-\Omega$  termination by the test equipment. Components are chosen to achieve load and  $50-\Omega$  line termination through a 1:1 transformer.

Due to the voltage divider on the output formed by the load component values, the amplifier's output is attenuated. The column ATTEN in Table 2 shows the attenuation expected from the resistor divider. When using a transformer at the output, as shown in Figure 77, the signal sees slightly more loss, and these numbers are approximate.

#### **Frequency Response**

The circuit shown in Figure 76 is used to measure the frequency response of the circuit.

A network analyzer is used as the signal source and as the measurement device. The output impedance of the network analyzer is 50  $\Omega$ .  $R_{IT}$  and  $R_{G}$  are chosen to impedance match to 50  $\Omega$ , and to maintain the proper gain. To balance the amplifier, a 0.22-F capacitor and 49.9- $\Omega$  resistor to ground are inserted across  $R_{IT}$  on the alternate input.

The output is probed using a high-impedance differential probe across the  $100-\Omega$  resistor. The gain is referred to the amplifier output by adding back the 6-dB loss due to the voltage divider on the output.




Figure 76. Frequency Response Test Circuit

#### **Distortion and 1-dB Compression**

The circuit shown in Figure 77 is used to measure harmonic distortion, intermodulation distortion, and 1-db compression point of the amplifier.

A signal generator is used as the signal source and the output is measured with a spectrum analyzer. The output impedance of the signal generator is 50  $\Omega.$   $R_{\text{IT}}$  and  $R_{\text{G}}$  are chosen to impedance-match to 50  $\Omega,$  and to maintain the proper gain. To balance the amplifier, a 0.22-F capacitor and 49.9- $\Omega$  resistor to ground are inserted across  $R_{\text{IT}}$  on the alternate input.

A low-pass filter is inserted in series with the input to reduce harmonics generated at the signal source. The level of the fundamental is measured, then a high-pass filter is inserted at the output to reduce the fundamental so that it does not generate distortion in the input of the spectrum analyzer.

The transformer used in the output to convert the signal from differential to single ended is an ADT1-1WT. It limits the frequency response of the circuit so that measurements cannot be made below approximately 1 MHz.




Figure 77. Distortion Test Circuit

The 1-dB compression point is measured with a spectrum analyzer with 50- $\Omega$  double termination or 100- $\Omega$  termination as shown in Table 2. The input power is increased until the output is 1 dB lower than expected. The number reported in the table data is the power delivered to the spectrum analyzer input. Add 3 dB to refer to the amplifier output.

#### S-Parameter, Slew Rate, Transient Response, Settling Time, Output Impedance, Overdrive, Output Voltage, and Turn-On/Turn-Off Time

The circuit shown in Figure 78 is used to measure s-parameters, slew rate, transient response, settling time, output impedance, overdrive recovery, output voltage swing, and turn-on/turn-off times of the amplifier. For output impedance, the signal is injected at  $V_{OUT}$  with  $V_{IN}$  left open and the drop across the 49.9- $\Omega$  resistor is used to calculate the impedance seen looking into the amplifier's output.

Because  $S_{21}$  is measured single ended at the load with 50- $\Omega$  double termination, add 12 dB to refer to the amplifier's output as a differential signal.




Figure 78. S-Parameter, SR, Transient Response, Settling Time, Z<sub>0</sub>, Overdrive Recovery, V<sub>OUT</sub> Swing, and Turn-On/Turn-Off Test Circuit

#### **CM** Input

The circuit shown in Figure 79 is used to measure the frequency response and input impedance of the CM input. Frequency response is measured single ended at  $V_{\text{OUT+}}$  or  $V_{\text{OUT-}}$  with the input injected at  $V_{\text{IN}},\,R_{\text{CM}}=0$   $\Omega,$  and  $R_{\text{CMT}}=49.9$   $\Omega.$  The input impedance is measured with  $R_{\text{CM}}=49.9$   $\Omega$  with  $R_{\text{CMT}}=$  open, and calculated by measuring the voltage drop across  $R_{\text{CM}}$  to determine the input current.




Figure 79. CM Input Test Circuit

#### CMRR and PSRR

The circuit shown in Figure 80 is used to measure the CMRR and PSRR of  $V_{S+}$  and  $V_{S-}$ . The input is switched appropriately to match the test being performed.




Figure 80. CMRR and PSRR Test Circuit

SLOS547-NOVEMBER 2008 www.ti.com



#### APPLICATION INFORMATION

#### **APPLICATIONS**

The following circuits show application information for the THS4509. For simplicity, power supply decoupling capacitors are not shown in these diagrams. See section *THS4509 EVM* for recommendations. For more detail on the use and operation of fully differential op amps see the application report *Fully-Differential Amplifiers* (SLOA054).

#### **Differential Input to Differential Output Amplifier**

The THS4509 is a fully differential op amp, and can be used to amplify differential input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 81 (CM input not shown). The gain of the circuit is set by  $R_{\text{F}}$  divided by  $R_{\text{G}}$ .




Figure 81. Differential Input to Differential Output
Amplifier

Depending on the source and load, input and output termination can be accomplished by adding  $R_{\text{IT}}$  and  $R_{\text{O}}$ .

# Single-Ended Input to Differential Output Amplifier

The THS4509 can be used to amplify and convert single-ended input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 82 (CM input not shown). The gain of the circuit is again set by  $R_{\text{F}}$  divided by  $R_{\text{G}}.$ 




Figure 82. Single-Ended Input to Differential Output Amplifier

#### Input Common-Mode Voltage Range

The input common-model voltage of a fully differential op amp is the voltage at the '+' and '-' input pins of the op amp.

It is important to not violate the input common-mode voltage range ( $V_{ICR}$ ) of the op amp. Assuming the op amp is in linear operation the voltage across the input pins is only a few millivolts at most. So finding the voltage at one input pin will determine the input common-mode voltage of the op amp.

Treating the negative input as a summing node, the voltage is given by Equation 1:

$$V_{IC} = \left(V_{OUT+} \times \frac{R_G}{R_G + R_F}\right) + \left(V_{IN-} \times \frac{R_F}{R_G + R_F}\right) \tag{1}$$

To determine the  $V_{ICR}$  of the op amp, the voltage at the negative input is evaluated at the extremes of  $V_{OUT+}$ .

As the gain of the op amp increases, the input common-mode voltage becomes closer and closer to the input common-mode voltage of the source.

#### **Setting the Output Common-Mode Voltage**

The output common-mode voltage is set by the voltage at the CM pin(s). The internal common-mode control circuit maintains the output common-mode voltage within 3-mV offset (typ) from the set voltage, when set within 0.5 V of mid-supply, with less than 4-mV differential offset voltage. If left unconnected, the common-mode set point is set to mid-supply by internal circuitry, which may be overdriven from an external source. Figure 83 is representative of the CM input. The internal CM circuit has about 700 MHz of -3-dB bandwidth, which is required for best

Submit Documentation Feedback

performance, but it is intended to be a dc bias input pin. Bypass capacitors are recommended on this pin to reduce noise at the output. The external current required to overdrive the internal resistor divider is given by Equation 2:

$$I_{EXT} = \frac{2V_{CM} - (V_{S+} - V_{S-})}{50 \text{ k}\Omega}$$
 (2)

where V<sub>CM</sub> is the voltage applied to the CM pin.




Figure 83. CM Input Circuit

#### Single-Supply Operation (3 V to 5 V)

To facilitate testing with common lab equipment, the THS4509 EVM allows split-supply operation, and the characterization data presented in this data sheet was taken with split-supply power inputs. The device can easily be used with a single-supply power input without degrading the performance. Figure 84, Figure 85, and Figure 86 show dc and ac-coupled single-supply circuits with single-ended inputs. These configurations all allow the input and output common-mode voltage to be set to mid-supply allowing for optimum performance. The information presented here can also be applied to differential input sources.

In Figure 84, the source is referenced to the same voltage as the CM pin ( $V_{CM}$ ).  $V_{CM}$  is set by the internal circuit to mid-supply.  $R_T$  along with the input impedance of the amplifier circuit provides input termination, which is also referenced to  $V_{CM}$ .

Note  $R_S$  and  $R_T$  are added to the alternate input from the signal input to balance the amplifier. Alternately, one resistor can be used equal to the combined value  $R_G + R_S || R_T$  on this input. This is also true of the circuits shown in Figure 85 and Figure 86.




Figure 84. THS4509 DC-Coupled Single Supply With Input Biased to V<sub>CM</sub>

In Figure 85 the source is referenced to ground and so is the input termination resistor.  $R_{PU}$  is added to the circuit to avoid violating the  $V_{ICR}$  of the op amp. The proper value of resistor to add can be calculated from Equation 3:

$$R_{PU} = \frac{(V_{IC} - V_{S+})}{V_{CM} \left(\frac{1}{R_F}\right) - V_{IC} \left(\frac{1}{R_{IN}} + \frac{1}{R_F}\right)}$$
(3)

 $V_{IC}$  is the desire input common-mode voltage,  $V_{CM}$  = CM, and  $R_{IN}$  =  $R_G$  +  $R_S||R_T$ . To set to mid-supply, make the value of  $R_{PU}$  =  $R_G$ +  $R_S||R_T$ .

Table 3 is a modification of Table 1 to add the proper values with  $R_{PU}$  assuming a 50  $\Omega$  source impedance and setting the input and output common-mode voltage to mid-supply.

There are two drawbacks to this configuration. One is it requires additional current from the power supply. Using the values shown for a gain of 10 dB requires 37 mA more current with 5-V supply, and 22 mA more current with 3-V supply.

The other drawback is this configuration also increases the noise gain of the circuit. In the 10-dB gain case, noise gain increases by a factor of 1.5.

Table 3. RPU Values for Various Gains

| Gain  | R <sub>F</sub> | $R_G$  | R <sub>IT</sub> | R <sub>PU</sub> |
|-------|----------------|--------|-----------------|-----------------|
| 6 dB  | 348 Ω          | 169 Ω  | 64.9 Ω          | 200 Ω           |
| 10 dB | 348 Ω          | 102 Ω  | 78.7 Ω          | 133 Ω           |
| 14 dB | 348 Ω          | 61.9 Ω | 115 Ω           | 97.6 Ω          |
| 20 dB | 348 Ω          | 40.2 Ω | 221 Ω           | 80.6 Ω          |

Copyright © 2008, Texas Instruments Incorporated

SLOS547-NOVEMBER 2008 www.ti.com




Figure 85. THS4509 DC-Coupled Single Supply With R<sub>PU</sub> Used to Set V<sub>IC</sub>

Figure 86 shows ac coupling to the source. Using capacitors in series with the termination resistors allows the amplifier to self bias both input and output to mid-supply.




Figure 86. THS4509 AC-Coupled Single Supply

#### THS4509 + ADS5500 Combined Performance

The THS4509 is designed to be a high performance drive amplifier for high performance data converters like the ADS5500 14-bit 125-MSPS ADC. Figure 87 shows a circuit combining the two devices, and Figure 88 shows the combined SNR and SFDR performance versus frequency with -1-dBFS input signal level sampling at 125 MSPS. The THS4509 amplifier circuit provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5500. The 100- $\Omega$  resistors and 2.7-pF capacitor between the THS4509 outputs and ADS5500 inputs along with the

input capacitance of the ADS5500 limit the bandwidth of the signal to 115 MHz (-3 dB). For testing, a signal generator is used for the signal source. The generator is an ac-coupled  $50-\Omega$  source. A band-pass filter is inserted in series with the input to reduce harmonics and noise from the signal source. Input termination is accomplished via the 69.8-Ω resistor and 0.22-µF capacitor to ground in conjunction with the input impedance of the amplifier circuit. A 0.22-µF capacitor and 49.9-Ω resistor are inserted to ground across the 69.8-Ω resistor and 0.22-µF capacitor on the alternate input to balance the circuit. Gain is a function of the source impedance, termination, and 348- $\Omega$  feedback resistor. See Table 3 for component values to set proper  $50-\Omega$  termination for other common gains. A split power supply of +4 V and -1 V is used to set the input and output common-mode voltages to approximately mid-supply while setting the input common-mode of the ADS5500 to the recommended +1.55 V. This maintains maximum headroom on the internal transistors of the THS4509 to ensure optimum performance.




Figure 87. THS4509 + ADS5500 Circuit




Figure 88. THS4509 + ADS5500 SFDR and SNR Performance versus Frequency

Submit Do

Figure 89 shows the two-tone FFT of the THS4509 + ADS5500 circuit with 65-MHz and 70-MHz input frequencies. The SFDR is 90 dBc.




Figure 89. THS4509 + ADS5500 Two-Tone FFT with 65-MHz and 70-MHz Input

#### THS4509 + ADS5424 Combined Performance

Figure 90 shows the THS4509 driving the ADS5424 ADC, and Figure 91 shows their combined SNR and SFDR performance versus frequency with -1-dBFS input signal level and sampling at 80 MSPS.

As before, the THS4509 amplifier provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5424. Input termination and circuit testing is the same as previously described for the THS4509 + ADS5500 circuit.

The  $225-\Omega$  resistors and 2.7-pF capacitor between the THS4509 outputs and ADS5424 inputs (along with the input capacitance of the ADC) limit the bandwidth of the signal to about 100 MHz (-3 dB).

Since the ADS5424's recommended input common-mode voltage is 2.4 V, the THS4509 is operated from a single power-supply input with  $V_{S+} = 5 \text{ V}$  and  $V_{S-} = 0 \text{ V}$  (ground).




Figure 90. THS4509 + ADS5424 Circuit




Figure 91. THS4509 + ADS5424 SFDR and SNR Performance vs Frequency

Instruments

SLOS547-NOVEMBER 2008 www.ti.com

#### **Layout Recommendations**

It is recommended to follow the layout of the external components near the amplifier, ground plane construction, and power routing of the EVM as closely as possible. General guidelines are:

- 1. Signal routing should be direct and as short as possible into and out of the op amp circuit.
- 2. The feedback path should be short and direct avoiding vias.
- Ground or power planes should be removed from directly under the amplifier's input and output pins.
- 4. An output resistor is recommended on each output, as near to the output pin as possible.
- 5. Two 10- $\mu$ F and two 0.1- $\mu$ F power-supply decoupling capacitors should be placed as near to the power-supply pins as possible.
- Two 0.1-μF capacitors should be placed between the CM input pins and ground. This limits noise coupled into the pins. One each should be placed to ground near pin 4 and pin 9.
- 7. It is recommended to split the ground pane on layer 2 (L2) and to use a solid ground on layer 3 (L3). A single-point connection should be used between each split section on L2 and L3.

- 8. A single-point connection to ground on L2 is recommended for the input termination resistors R1 and R2. This should be applied to the input gain resistors if termination is not used.
- 9. The THS4509 recommended PCB footprint is shown in Figure 92.




Figure 92. QFN Etch and Via Pattern

30



#### **THS4509 EVM**

Figure 93 is the THS4509 EVAL1 EVM schematic, layers 1 through 4 of the PCB are shown in Figure 94, and Table 4 is the bill of material for the EVM as supplied from TI.




Figure 93. THS4509 EVAL1 EVM Schematic




Figure 94. THS4509 EVAL1 EVM Layer 1 Through 4

SLOS547-NOVEMBER 2008 www.ti.com

#### Table 4. THS4509 EVAL1 EVM Bill of Materials

| ITEM | DESCRIPTION                                  | SMD<br>SIZE | REFERENCE<br>DESIGNATOR     | PCB<br>QTY | MANUFACTURER'S<br>PART NUMBER |
|------|--|-------------|-----------------------------|------------|-------------------------------|
| 1    | CAP, 10.0 F, Ceramic, X5R, 6.3 V             | 0805        | C3, C4, C5, C6              | 4          | (AVX) 08056D106KAT2A          |
| 2    | CAP, 0.1 F, Ceramic, X5R, 10 V               | 0402        | C9, C10, C11, C12, C13, C14 | 6          | (AVX) 0402ZD104KAT2A          |
| 3    | CAP, 0.22 F, Ceramic, X5R, 6.3 V             | 0402        | C15                         | 1          | (AVX) 04026D224KAT2A          |
| 4    | OPEN   | 0402        | C1, C2, C7, C8              | 4          |                               |
| 5    | OPEN   | 0402        | R9, R10                     | 2          |                               |
| 6    | Resistor, 49.9 Ω, 1/16 W, 1%                 | 0402        | R12                         | 1          | (KOA) RK73H1ETTP49R9F         |
| 8    | Resistor, 69.8 Ω, 1/16 W, 1%                 | 0402        | R1, R2, R11                 | 3          | (KOA) RK73H1ETTP69R8F         |
| 9    | Resistor, 86.6 Ω, 1/16 W, 1%                 | 0402        | R7, R8                      | 2          | (KOA) RK73H1ETTP86R6F         |
| 10   | Resistor, 100 Ω, 1/16 W, 1%                  | 0402        | R3, R4                      | 2          | (KOA) RK73H1ETTP1000F         |
| 11   | Resistor, 348 Ω, 1/16 W, 1%                  | 0402        | R5, R6                      | 2          | (KOA) RK73H1ETTP3480F         |
| 12   | Transformer, RF                              |             | T1                          | 1          | (MINI-CIRCUITS) ADT1-1WT      |
| 13   | Jack, banana receptacle, 0.25" diameter hole |             | J4, J5, J6                  | 3          | (HH SMITH) 101                |
| 14   | OPEN   |             | J1, J7, J8                  | 3          |                               |
| 15   | Connector, edge, SMA PCB Jack                |             | J2, J3                      | 2          | (JOHNSON) 142-0701-801        |
| 16   | Test point, Red                              |             | TP1, TP2, TP3               | 3          | (KEYSTONE) 5000               |
| 17   | IC, THS4509                                  |             | U1                          | 1          | (TI) THS4509RGT               |
| 18   | Standoff, 4-40 HEX, 0.625" length            |             |                             | 4          | (KEYSTONE) 1808               |
| 19   | Screw, Phillips, 4-40, 0.250"                |             |                             | 4          | SHR-0440-016-SN               |
| 20   | Printed circuit board                        |             |                             | 1          | (TI) EDGE# 6468901            |

#### **EVM WARNINGS AND RESTRICTIONS**

It is important to operate this EVM within the input and output voltage ranges as specified in the following table.

| Input Range, V <sub>S+</sub> to V <sub>S-</sub> | 3.0 V to 6.0 V  |
|---|---|
| Input range, V <sub>I</sub>                     | 3.0 V to 6.0 V not to exceed $V_{S+}$ or $V_{S-}$               |
| Output range, V <sub>O</sub>                    | 3.0 V to 6.0 V not to exceed V <sub>S+</sub> or V <sub>S-</sub> |

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the product data sheet or EVM user's guide (if user's guide is available) prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 30°C. The EVM is designed to operate properly with certain components above 50°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the material provided. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

32



# PACKAGE OPTION ADDENDUM

11-Apr-2013

#### PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | ,,      |    | Eco Plan | Lead/Ball Finish           | MSL Peak Temp Op Temp ( |                     | Top-Side Markings | Samples |         |
|------------------|--------|--------------|---------|----|----------|----------------------------|-------------------------|---------------------|-------------------|---------|---------|
|                  | (1)    |              | Drawing |    | Qty      | (2)                        |                         | (3)                 |                   | (4)     |         |
| THS4509QRGTRQ1   | ACTIVE | QFN          | RGT     | 16 | 3000     | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR | -40 to 125        | OOSQ    | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF THS4509-Q1:





11-Apr-2013

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013

# TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device         | Package<br>Type | Package<br>Drawing |    |      | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| THS4509QRGTRQ1 | QFN             | RGT                | 16 | 3000 | 330.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |

www.ti.com 14-Mar-2013



#### \*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| THS4509QRGTRQ1 | QFN          | RGT             | 16   | 3000 | 367.0       | 367.0      | 35.0        |

# RGT (S-PVQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD 3,15 2,85 - A В 3,15 2,85 PIN 1 INDEX AREA TOP AND BOTTOM 0,20 REF. SEATING PLANE 0,08 0,05 0,00 Ċ 16 THERMAL PAD SIZE AND SHAPE SHOWN ON SEPARATE SHEET

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

12

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

13

- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

16X  $\frac{0,30}{0,18}$ 

0,50

0,10 M C A B 0,05 M C

4203495/H 10/11

F. Falls within JEDEC MO-220.



# RGT (S-PVQFN-N16)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206349-2/S 04/13

NOTE: All linear dimensions are in millimeters



# RGT (S-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>