

Ultra Low Power Stereo Audio Codec With Embedded miniDSP

 Check for Samples: [TLV320AIC3256](#)

FEATURES

- Stereo Audio DAC with 100dB SNR
- 5.0mW Stereo 48ksps DAC-to-Ground-Centered Headphone Playback
- Stereo Audio ADC with 93dB SNR
- 5.2mW Stereo 48ksps ADC Record
- PowerTune™
- Extensive Signal Processing Options
- Embedded miniDSP
- Six Single-Ended or 3 Fully-Differential Analog Inputs
- Stereo Analog and Digital Microphone Inputs
- Ground-Centered Stereo Headphone Outputs
- Very Low-Noise PGA
- Low Power Analog Bypass Mode
- Programmable Microphone Bias
- Programmable PLL
- 5mm x 5mm 40-pin QFN Package or 3.5mm x 3.3mm 42-ball WCSP

APPLICATIONS

- Portable Navigation Devices (PND)
- Portable Media Player (PMP)
- Mobile Handsets
- Communication
- Portable Computing
- Acoustic Echo Cancellation (AEC)
- Active Noise Cancellation (ANC)
- Advanced DSP algorithms

DESCRIPTION

The TLV320AIC3256 (also called the AIC3256) is a flexible, low-power, low-voltage stereo audio codec with programmable inputs and outputs, PowerTune capabilities, fully-programmable miniDSP, fixed predefined and parameterizable signal processing blocks, integrated PLL, and flexible digital interfaces.




Figure 1. Simplified Block Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerTune is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2010–2013, Texas Instruments Incorporated



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION (CONTINUED)

The TLV320AIC3256 features two fully-programmable miniDSP cores that support application-specific algorithms in the record and/or the playback path of the device. The miniDSP cores are fully software controlled. Target miniDSP algorithms, such as active noise cancellation, acoustic echo cancellation or advanced DSP filtering are loaded into the device after power-up.

Extensive register-based control of power, input/output channel configuration, gains, effects, pin-multiplexing and clocks is included, allowing the device to precisely target its application. The device operates from 8kHz mono voice playback to audio stereo 192kHz DAC playback; ideal for portable battery-powered audio and telephony applications.

The record path of the TLV320AIC3256 ranges from 8kHz mono to 192kHz stereo recording, and contains programmable input channel configurations covering single-ended and differential setups, as well as floating or mixing input signals. A digitally-controlled stereo microphone preamplifier also integrates microphone bias. Digital signal processing blocks can remove audible noise that may be introduced by mechanical coupling, such as optical zooming in a digital camera.

The playback path offers signal-processing blocks for filtering and effects, and supports flexible mixing of DAC and analog input signals as well as programmable volume controls. The playback path contains two high-power output drivers that eliminate the need for ac coupling capacitors. A built in charge pump generates the negative supply for the ground-centered high-power output drivers. The high-power outputs can be configured in multiple ways, including stereo and mono BTL.

The device can be programmed to various power-performance trade-offs. Mobile applications frequently have multiple use cases requiring very low power operation while being used in a mobile environment. When used in a docked environment power consumption typically is less of a concern, while minimizing noise is important. The TLV320AIC3256 addresses both cases.

The device offers single supply operation from 1.5V-1.95V. Digital I/O voltages are supported in the range of 1.1V-3.6V.

The required internal clock of the TLV320AIC3256 can be derived from multiple sources, including the MCLK pin, the BCLK pin, the GPIO pin or the output of the internal PLL, where the input to the PLL again can be derived from the MCLK pin, the BCLK or GPIO pins. Although using the PLL ensures the availability of a suitable clock signal, it is not recommended for the lowest power settings. The PLL is highly programmable and can accept available input clocks in the range of 512kHz to 50MHz.

The device is available in the 5mm × 5mm, 40-pin QFN or 3.5mm × 3.3mm 42-ball WCSP package.

Package and Signal Descriptions

Packaging/Ordering Information

PRODUCT	PACKAGE	PACKAGE DESIGNATOR	OPERATING TEMPERATURE RANGE	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TLV320AIC3256	QFN	RSB	–40°C to 85°C	TLV320AIC3256IRSBT	Tape and Reel, 250
				TLV320AIC3256IRSBR	Tape and Reel, 3000
TLV320AIC3256	WCSP (DSBGA)	YZF	–40°C to 85°C	TLV320AIC3256IYZFT	Tape and Reel, 250
				TLV320AIC3256IYZFR	Tape and Reel, 3000

Pin Assignments




Figure 2. QFN (RSB) Package, Bottom View




Figure 3. WCSP (YZF) Package, Bottom View (Preview)

Table 1. TERMINAL FUNCTIONS

5x5mm 40-PIN QFN (RSB) PIN NO.	WCSP (YZF) BALL NO.	NAME	TYPE	DESCRIPTION
1	B2	DVss	GND	Digital ground. Device substrate.
2	A1	DVss	GND	Digital ground
3	C5	$\overline{\text{RESET}}$	I	Hardware reset
4	B3	GPIO MFP5	I/O	Primary function: General purpose digital IO Secondary function:

Table 1. TERMINAL FUNCTIONS (continued)

5x5mm 40-PIN QFN (RSB) PIN NO.	WCSP (YZF) BALL NO.	NAME	TYPE	DESCRIPTION
				CLKOUT output INT1 output INT2 output Audio serial data bus ADC word clock output Audio serial data bus (secondary) bit clock output Audio serial data bus (secondary) word clock output Digital microphone clock output
5	A2	MCLK	I	Master clock input
6	B4	BCLK	I/O	Audio serial data bus (primary) bit clock
7	A3	WCLK	I/O	Audio serial data bus (primary) word clock
8	A5	DIN MFP1	I	Primary function: Audio serial data bus data input Secondary function: Audio serial data bus (secondary) bit clock input Audio serial data bus (secondary) word clock input Digital Microphone Input Clock Input General Purpose Input
9	A4	DOUT MFP2	O	Primary function: Audio serial data bus data output Secondary function: General purpose output Clock output INT1 output INT2 output Audio serial data bus (secondary) bit clock output Audio serial data bus (secondary) word clock output
10	A6	IOVdd	PWR	Supply for IO buffers. 1.1V to 3.6V
11	B5	IOVss	GND	Ground for IO buffers.
12	C4	SCLK MFP3	I	Primary function: (SPI_Select = 1) SPI serial clock Secondary function:: (SPI_Select = 0) Digital microphone input Audio serial data bus (secondary) bit clock input Audio serial data bus (secondary) DAC/common word clock input Audio serial data bus (secondary) ADC word clock input Audio serial data bus (secondary) data input General purpose input
13	B6	SCL SS	I	I ² C interface serial clock (SPI_Select = 0) SPI interface mode chip-select signal (SPI_Select = 1)
14	C3	SDA MOSI	I/O	I ² C interface mode serial data input (SPI_Select = 0) SPI interface mode serial data input (SPI_Select = 1)
15	D4	MISO MFP4	O	Primary function: (SPI_Select = 1) Serial data output Secondary function: (SPI_Select = 0)

Table 1. TERMINAL FUNCTIONS (continued)

5x5mm 40-PIN QFN (RSB) PIN NO.	WCSP (YZF) BALL NO.	NAME	TYPE	DESCRIPTION
				General purpose output CLKOUT output INT1 output INT2 output Audio serial data bus (primary) ADC word clock output Digital microphone clock output Audio serial data bus (secondary) data output Audio serial data bus (secondary) bit clock output Audio serial data bus (secondary) word clock output
16	C6	SPI_SELECT	I	Control mode select pin (1 = SPI, 0 = I ² C)
17	D6	IN1_L	I	Multifunction analog input, Single-ended configuration: MIC 1 or Line 1 left Differential configuration: MIC or Line right, negative
18	E6	IN1_R	I	Multifunction analog input, Single-ended configuration: MIC 1 or Line 1 right Differential configuration: MIC or Line right, positive
19	F6	IN2_L	I	Multifunction analog input, Single-ended configuration: MIC 2 or Line 2 right Differential configuration: MIC or Line left, positive
20	G6	IN2_R	I	Multifunction analog input, Single-ended configuration: MIC 2 or Line 2 right Differential configuration: MIC or Line left, negative
21	E4, E5	AVss	GND	Analog Ground
22	G5	REF	O	Reference voltage output for filtering
23	G4	MICBIAS	O	Microphone bias voltage output
24	F5	IN3_L	I	Multifunction analog input, Single-ended configuration: MIC3 or Line 3 left, Differential configuration: MIC or Line left, positive, Differential configuration: MIC or Line right, negative
25	F4	IN3_R	I	Multifunction analog input, Single-ended configuration: MIC3 or Line 3 right, Differential configuration: MIC or Line left, negative, Differential configuration: MIC or Line right, positive
26	G3	LOL	O	Left line output
27	F3	LOR	O	Right line output
28	E3	GND_SENSE	I	External ground reference for headphone interface –0.5V to 0.5V
29	G2	AVdd	PWR	Analog voltage supply 1.5V–1.95V
30	G1	Vsys	PWR	Power supply 1.5V–5.5V, Vsys must always be greater than or equal to AVdd and DVdd (Vsys ≥ AVdd, DVdd)
31	F1	HPL	O	Left headphone output
32	F2	DRVdd_HP	PWR	Power supply for headphone output stage Ground-centered circuit configuration, 1.5V to 1.95V Unipolar circuit configuration, 1.5V to 3.6V
33	E1	HPR	O	Right headphone output
34	E2	MICDET	I	Microphone detection
35	D1	VNEG	PWR	Negative supply for headphones. –1.8V to 0V Input when charge pump is disabled, Filtering output when charge pump is enabled
36	D2	FLY_N	PWR	Negative terminal for charge-pump flying capacitor
37	D3	DVss_CP	GND	Charge pump ground
38	C2	FLY_P	PWR	Positive terminal for charge pump flying capacitor
39	C1	DVdd_CP	PWR	Charge Pump supply; recommended to connect to DVdd

Table 1. TERMINAL FUNCTIONS (continued)

5x5mm 40-PIN QFN (RSB) PIN NO.	WCSP (YZF) BALL NO.	NAME	TYPE	DESCRIPTION
40	B1	DVdd	PWR	Digital voltage supply 1.26V – 1.95V

Electrical Characteristics

Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		VALUE	UNIT
AVdd to AVss		–0.3 to 2.2	V
DVdd to DVss		–0.3 to 2.2	V
Vsys to DVss		–0.3 to 5.5	V
IOVdd to IOVss		–0.3 to 3.9	V
Digital Input voltage		IOVss to IOVdd + 0.3	V
Analog input voltage		AVss to AVdd + 0.3	V
Operating temperature range		–40 to 85	°C
Storage temperature range		–55 to 150	°C
Junction temperature (T _J Max)		105	°C
QFN package (RSB)	Power dissipation	(T _J Max – TA) / θ _{JA}	W
	θ _{JA} Thermal impedance	35	C/W
WCSP package (YZF)	Power dissipation	(T _J Max – TA) / θ _{JA}	W
	θ _{JA} Thermal impedance	50	C/W

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
AVdd	Power Supply Voltage Range	Referenced to AVss ⁽¹⁾	1.5	1.8	1.95	V
IOVdd		Referenced to IOVss ⁽¹⁾	1.1		3.6	
Vsys		Referenced to DVss ⁽¹⁾	1.5	1.8	5.5	
DVdd ⁽²⁾		Referenced to DVss ⁽¹⁾	1.26	1.8	1.95	
DVdd_CP	Power Supply Voltage Range	Referenced to DVss ⁽¹⁾	1.26	1.8	1.95	V
DRVdd_HP		Referenced to AVss ⁽¹⁾	1.5	1.8	1.95	
		Unipolar config	1.5		3.6	
PLL Input Frequency		Clock divider uses fractional divide (D > 0), P = 1, DV _{dd} ≥ 1.65V (See table in SLAU306, <i>Maximum TLV320AIC3256 Clock Frequencies</i>)	10		20	MHz
		Clock divider uses integer divide (D = 0), P = 1, DV _{dd} ≥ 1.65V (See table in SLAU306, <i>Maximum TLV320AIC3256 Clock Frequencies</i>)	0.512		20	MHz
MCLK	Master Clock Frequency	MCLK; Master Clock Frequency; DV _{dd} ≥ 1.65V			50	MHz
		MCLK; Master Clock Frequency; DV _{dd} ≥ 1.26V			25	
SCL	SCL Clock Frequency				400	kHz
LOL, LOR	Stereo line output load resistance		0.6	10		kΩ
HPL, HPR	Stereo headphone output load resistance	Single-ended configuration	14.4	16		Ω
	Headphone output load resistance	Differential configuration	24.4	32		Ω
C _{Lout}	Digital output load capacitance			10		pF
TOPR	Operating Temperature Range		–40		85	°C

(1) All grounds on board are tied together; they must not differ in voltage by more than 0.2V max, for any combination of ground signals.

(2) At DV_{dd} values lower than 1.65V, the PLL does not function. Please see table in SLAU306, *Maximum TLV320AIC3256 Clock Frequencies* for details on maximum clock frequencies.

THERMAL INFORMATION

THERMAL METRIC		RSB (QFN) ⁽¹⁾	YZF (DSGBA) ⁽¹⁾	UNITS
		48 PINS	42 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	32.3	49.7	°C/W
θ_{JcTop}	Junction-to-case (top) thermal resistance ⁽³⁾	22.5	0.1	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	6.1	7.7	
ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	0.3	0.1	
ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	6	7.7	
θ_{JcBot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	1.7	–	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Electrical Characteristics, ADC

At 25°C, V_{sys}, AV_{dd}, DV_{dd}, IOV_{dd}, DV_{dd_CP}, DRV_{dd_HP} = 1.8V, f_S (Audio) = 48kHz, C_{REF} = 1μF on REF PIN, PLL and Charge pump disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUDIO ADC (CM = 0.9V)						
Input signal level (for 0dB output)		Single-ended, CM = 0.9V	0.5			V _{RMS}
Device Setup		1kHz sine wave input Single-ended Configuration IN1R to Right ADC and IN1L to Left ADC, R _{IN} = 20kΩ, f _S = 48kHz, AOSR = 128, MCLK = 256 * f _S , PLL Disabled; AGC = OFF, Channel Gain = 0dB, Processing Block = PRB_R1, Power Tune = PTM_R4				
SNR	Signal-to-noise ratio, A-weighted ^{(1) (2)}	Inputs ac-shortened to ground	80	93		dB
		IN2R, IN3R routed to Right ADC and ac-shortened to ground IN2L, IN3L routed to Left ADC and ac-shortened to ground		93		
DR	Dynamic range A-weighted ^{(1) (2)}	–60dB full-scale, 1kHz input signal		93		dB
THD+N	Total Harmonic Distortion plus Noise	–3dB full-scale, 1kHz input signal		–84	–70	dB
		IN2R, IN3R routed to Right ADC IN2L, IN3L routed to Left ADC –3dB full-scale, 1kHz input signal		–84		
AUDIO ADC (CM = 0.75V)						
Input signal level (for 0dB output)		Single-ended, CM = 0.75V, AV _{dd} = 1.5V	0.375			V _{RMS}
Device Setup		1kHz sine wave input Single-ended Configuration INR, IN2R, IN3R routed to Right ADC INL, IN2L, IN3L routed to Left ADC R _{IN} = 20kΩ, f _S = 48kHz, AOSR = 128, MCLK = 256 * f _S , PLL Disabled, AGC = OFF, Channel Gain = 0dB, Processing Block = PRB_R1 Power Tune = PTM_R4				
SNR	Signal-to-noise ratio, A-weighted ^{(1) (2)}	Inputs ac-shortened to ground		90		dB
DR	Dynamic range A-weighted ^{(1) (2)}	–60dB full-scale, 1kHz input signal		90		dB
THD+N	Total Harmonic Distortion plus Noise	–3dB full-scale, 1kHz input signal		–81		dB

(1) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

(2) All performance measurements done with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

Electrical Characteristics, ADC (continued)

At 25°C, V_{sys}, AV_{dd}, DV_{dd}, IOV_{dd}, DV_{dd_CP}, DRV_{dd_HP} = 1.8V, f_S (Audio) = 48kHz, C_{REF} = 1μF on REF PIN, PLL and Charge pump disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUDIO ADC (Gain = 40dB)						
Input signal level (for 0dB output)		Differential Input, CM = 0.9V, Channel Gain = 40dB		10		mV _{RMS}
Device Setup		1kHz sine wave input Differential configuration IN1L and IN1R routed to Right ADC IN2L and IN2R routed to Left ADC R _{IN} = 10kΩ, f _S = 48kHz, AOSR = 128 MCLK = 256 * f _S PLL Disabled AGC = OFF Processing Block = PRB_R1, Power Tune = PTM_R4				
ICN	Idle-Channel Noise, A-weighted ⁽³⁾ ⁽⁴⁾	Inputs ac-shorted to ground, input referred noise		2.8		μV _{RMS}
AUDIO ADC						
Gain Error		1kHz sine wave input Single-ended configuration R _{IN} = 20kΩ, f _S = 48kHz, AOSR = 128, MCLK = 256 * f _S , PLL Disabled AGC = OFF, Channel Gain = 0dB Processing Block = PRB_R1, Power Tune = PTM_R4, CM = 0.9V		0.1		dB
Input Channel Separation		1kHz sine wave input at -3dBFS Single-ended configuration IN1L routed to Left ADC IN1R routed to Right ADC, R _{IN} = 20kΩ AGC = OFF, AOSR = 128, Channel Gain = 0dB, CM = 0.9V		109		dB
Input Pin Crosstalk		1kHz sine wave input at -3dBFS on IN2L, IN2L internally not routed. IN1L routed to Left ADC ac-coupled to ground 1kHz sine wave input at -3dBFS on IN2R, IN2R internally not routed. IN1R routed to Right ADC ac-coupled to ground Single-ended configuration R _{IN} = 20kΩ, AOSR = 128 Channel, Gain = 0dB, CM = 0.9V		108		dB
PSRR		217Hz, 100mVpp signal on AV _{dd} , Single-ended configuration, R _{IN} = 20kΩ, Channel Gain = 0dB; CM = 0.9V		55		dB
ADC programmable gain amplifier gain		Single-Ended, R _{IN} = 10kΩ, PGA gain set to 0dB		0		dB
		Single-Ended, R _{IN} = 10kΩ, PGA gain set to 47.5dB		47.5		dB
		Single-Ended, R _{IN} = 20kΩ, PGA gain set to 0dB		-6		dB
		Single-Ended, R _{IN} = 20kΩ, PGA gain set to 47.5dB		41.5		dB
		Single-Ended, R _{IN} = 40kΩ, PGA gain set to 0dB		-12		dB
		Single-Ended, R _{IN} = 40kΩ, PGA gain set to 47.5dB		35.5		dB
ADC programmable gain amplifier step size		1kHz tone		0.5		dB

(3) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

(4) All performance measurements done with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

Electrical Characteristics, Bypass Outputs

At 25°C, V_{sys}, AV_{dd}, DV_{dd}, IOV_{dd}, DV_{dd_CP}, DRV_{dd_HP} = 1.8V, f_s (Audio) = 48kHz, C_{REF} = 1μF on REF PIN, PLL and Charge pump disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG BYPASS TO HEADPHONE AMPLIFIER, DIRECT MODE						
Device Setup		Load = 16Ω (single-ended), 50pF; Input and Output CM = 0.9V; Headphone Output on DRV _{dd_HP} Supply; IN1L routed to HPL and IN1R routed to HPR; Channel Gain = 0dB				
Gain Error				0.8		dB
Noise, A-weighted ⁽¹⁾		Idle Channel, IN1L and IN1R ac-shorted to ground		3.3		μV _{RMS}
THD	Total Harmonic Distortion	446mV _{rms} , 1kHz input signal		-81		dB
ANALOG BYPASS TO LINE-OUT AMPLIFIER, PGA MODE						
Device Setup		Load = 10kΩ (single-ended), 50pF; Input and Output CM = 0.9V; LINE Output on DRV _{dd_HP} Supply; IN1L, IN1R routed to line out Channel Gain = 0dB				
Gain Error				0.8		dB
Noise, A-weighted ⁽¹⁾		Idle Channel, IN1L and IN1R ac-shorted to ground		6.7		μV _{RMS}
		Channel Gain = 40dB, Input Signal (0dB) = 5mV _{RMS} Inputs ac-shorted to ground, Input Referred		3		μV _{RMS}

- (1) All performance measurements done with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

Electrical Characteristics, Microphone Interface

At 25°C, V_{sys}, AV_{dd}, DV_{dd}, IOV_{dd}, DV_{dd_CP}, DRV_{dd_HP} = 1.8V, f_s (Audio) = 48kHz, C_{REF} = 1μF on REF PIN, PLL and Charge pump disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MICROPHONE BIAS					
Bias voltage	<i>Bias voltage CM = 0.9V, DRV_{dd_HP} = 1.8V</i>				
	Micbias Mode 0, Connect to AV _{dd} or DRV _{dd_HP}		1.5		V
	Micbias Mode 3, Connect to AV _{dd}		AV _{dd}		V
	Micbias Mode 3, Connect to DRV _{dd_HP}		DRV _{dd_HP}		V
	<i>CM = 0.75V, DRV_{dd_HP} = 1.8V</i>				
	Micbias Mode 0, Connect to AV _{dd} or DRV _{dd_HP}		1.23		V
	Micbias Mode 1, Connect to AV _{dd} or DRV _{dd_HP}		1.43		V
	Micbias Mode 3, Connect to AV _{dd}		AV _{dd}		V
Micbias Mode 3, Connect to DRV _{dd_HP}		DRV _{dd_HP}		V	
MICROPHONE BIAS					
Bias voltage	<i>Bias voltage CM = 0.9V, DRV_{dd_HP} = 3.3V</i>				
	Micbias Mode 0, Connect to DRV _{dd_HP}		1.5		V
	Micbias Mode 1, Connect to DRV _{dd_HP}		1.7		V
	Micbias Mode 2, Connect to DRV _{dd_HP}		2.5		V
	Micbias Mode 3, Connect to DRV _{dd_HP}		DRV _{dd_HP}		V
	<i>CM = 0.75V, DRV_{dd_HP} = 3.3V</i>				
	Micbias Mode 0, Connect to DRV _{dd_HP}		1.23		V
	Micbias Mode 1, Connect to DRV _{dd_HP}		1.43		V
	Micbias Mode 2, Connect to DRV _{dd_HP}		2.1		V
	Micbias Mode 3, Connect to DRV _{dd_HP}		DRV _{dd_HP}		V
Output Noise	CM = 0.9V, Micbias Mode 2, A-weighted, 20Hz to 20kHz bandwidth, Current load = 0mA.		9.5		μV _{RMS}
Current Sourcing	Micbias Mode 2, Connect to DRV _{dd_HP}		3		mA
Inline Resistance	Micbias Mode 3, Connect to AV _{dd}		131		Ω
	Micbias Mode 3, Connect to DRV _{dd_HP}		89		

Electrical Characteristics, Audio DAC Outputs

At 25°C, V_{sys}, AV_{dd}, DV_{dd}, IOV_{dd}, DV_{dd_CP}, DRV_{dd_HP} = 1.8V, f_s (Audio) = 48kHz, C_{REF} = 1μF on REF PIN, PLL and Charge pump disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUDIO DAC – STEREO SINGLE-ENDED LINE OUTPUT (CM=0.9V)						
Device Setup		Load = 10kΩ (single-ended), 56pF Line Output on AV _{dd} Supply Input and Output CM=0.9V DOSR = 128, MCLK = 256 * f _s , Channel Gain = 0dB, word length = 16 bits, Processing Block = PRB_P1, Power Tune = PTM_P3				
	Full scale output voltage (0dB)			0.5		V _{RMS}
SNR	Signal-to-noise ratio A-weighted ^{(1) (2)}	All zeros fed to DAC input	87	100		dB
DR	Dynamic range, A-weighted ^{(1) (2)}	–60dB 1kHz input full-scale signal, Word length = 20 bits		100		dB
THD+N	Total Harmonic Distortion plus Noise	–3dB full-scale, 1kHz input signal		–81	–70	dB
	DAC Gain Error	0dB, 1kHz input full scale signal		0.5		dB
	DAC Mute Attenuation	Mute		121		dB
	DAC channel separation	–1dB, 1kHz signal, between left and right HP out		108		dB
DAC PSRR		100mV _{pp} , 1kHz signal applied to AV _{dd}		72		dB
		100mV _{pp} , 217Hz signal applied to AV _{dd}		80		dB
AUDIO DAC – STEREO SINGLE-ENDED LINE OUTPUT (CM=0.75V)						
Device Setup		Load = 10kΩ (single-ended), 56pF Line Output on AV _{dd} Supply Input and Output CM = 0.75V; AV _{dd} = 1.5V DOSR = 128 MCLK=256 * f _s Channel Gain = 0dB word length = 20-bits Processing Block = PRB_P1 Power Tune = PTM_P4				
	Full scale output voltage (0dB)			0.375		V _{RMS}
SNR	Signal-to-noise ratio, A-weighted ^{(1) (2)}	All zeros fed to DAC input		99		dB
DR	Dynamic range, A-weighted ^{(1) (2)}	–60dB 1kHz input full-scale signal		98		dB
THD+N	Total Harmonic Distortion plus Noise	–1dB full-scale, 1kHz input signal		–77		dB
AUDIO DAC – STEREO SINGLE-ENDED HEADPHONE OUTPUT (GROUND-CENTERED CIRCUIT CONFIGURATION)						
Device Setup		Load = 16Ω (single-ended), 56pF Input CM = 0.9V, Output CM = 0V DOSR = 128, MCLK=256 * f _s , Channel Gain = 0dB word length = 16 bits; Processing Block = PRB_P1 Power Tune = PTM_P3				
FS1	Full scale output voltage (for THD ≤ –40dB)			0.65		V _{RMS}
SNR	Signal-to-noise ratio, A-weighted ^{(1) (2)}	All zeros fed to DAC input	85	95		dB
DR	Dynamic range, A-weighted ^{(1) (2)}	–60dB 1kHz input full-scale signal, Word Length = 20 bits, Power Tune = PTM_P4		93		dB
THD+N	Total Harmonic Distortion plus Noise	500mV _{RMS} output (corresponds to FS1 – 2.3dB), 1-kHz input signal		–70	–55	dB

- (1) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.
- (2) All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

Electrical Characteristics, Audio DAC Outputs (continued)

At 25°C, V_{sys}, AV_{dd}, DV_{dd}, IOV_{dd}, DV_{dd_CP}, DRV_{dd_HP} = 1.8V, f_s (Audio) = 48kHz, C_{REF} = 1μF on REF PIN, PLL and Charge pump disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DAC Gain Error		500mV _{RMS} output, 1kHz input full scale signal		0.5		dB
DAC Mute Attenuation		Mute		118		dB
DAC channel separation		-3dB, 1kHz signal, between left and right HP out		102		dB
DAC PSRR		100mV _{pp} , 1kHz signal applied to AV _{dd}		66		dB
		100mV _{pp} , 217Hz signal applied to AV _{dd}		77		dB
Power Delivered		THD ≤ -40dB		26.5		mW
FS2	Full scale output voltage (for THD ≤ -40dB)	Load = 32Ω		0.85		V
SNR	Signal-to-noise ratio, A-weighted ⁽¹⁾ ⁽²⁾	All zeros fed to DAC input, Load = 32Ω		96		dB
Power Delivered		THD ≤ -40dB, Load = 32Ω		22.5		mW
AUDIO DAC – STEREO SINGLE-ENDED HEADPHONE OUTPUT (UNIPOLAR CIRCUIT CONFIGURATION)						
Device Setup		Load = 16Ω (single-ended), 56pF, Headphone Output on AV _{dd} Supply, Input and Output CM = 0.9V, DOSR = 128, MCLK = 256 * f _s , Channel Gain = 0dB, Processing Block = PRB_P1, Power Tune = PTM_P3				
Full scale output voltage (0dB)				0.5		V _{RMS}
SNR	Signal-to-noise ratio, A-weighted ⁽³⁾ ⁽⁴⁾	All zeros fed to DAC input	87	100		dB
DR	Dynamic range, A-weighted ⁽³⁾ ⁽⁴⁾	-60dB 1kHz input full-scale signal		100		dB
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1kHz input signal		-83	-70	dB

- (3) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.
- (4) All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

Electrical Characteristics, Misc.

At 25°C, V_{sys}, AV_{dd}, DV_{dd}, IOV_{dd}, DV_{dd_CP}, DRV_{dd_HP} = 1.8V, f_s (Audio) = 48kHz, C_{REF} = 1μF on REF PIN, PLL and Charge pump disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFERENCE					
Reference Voltage Settings	CMMode = 0 (0.9V)		0.9		V
	CMMode = 1 (0.75V)		0.75		
Reference Noise	CM=0.9V, A-weighted, 20Hz to 20kHz bandwidth, C _{REF} = 1μF		1.1		μV _{RMS}
Decoupling Capacitor			1		μF
Bias Current			120		μA
miniDSP⁽¹⁾					
Maximum miniDSP clock frequency - ADC	DV _{dd} = 1.65V	58.9			MHz
Maximum miniDSP clock frequency - DAC	DV _{dd} = 1.65V	58.9			MHz
Shutdown Current					
Device Setup	DV _{dd} is provided externally, no clocks supplied, no digital activity, register values are retained				
I _(total)	Sum of all supply currents, all supplies at 1.8V		<10		μA

(1) The miniDSP clock speed is specified by design and not tested in production.

Electrical Characteristics, Logic Levels

At 25°C, AV_{DD}, DV_{DD}, IOV_{DD} = 1.8V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC FAMILY					
CMOS					
V _{IH} Logic Level	I _{IH} = 5 μA, IOV _{DD} > 1.6V	0.7 × IOV _{DD}			V
	I _{IH} = 5μA, 1.2V ≤ IOV _{DD} < 1.6V	0.9 × IOV _{DD}			V
	I _{IH} = 5μA, IOV _{DD} < 1.2V	IOV _{DD}			V
V _{IL}	I _{IL} = 5 μA, IOV _{DD} > 1.6V	-0.3	0.3 × IOV _{DD}		V
	I _{IL} = 5μA, 1.2V ≤ IOV _{DD} < 1.6V		0.1 × IOV _{DD}		V
	I _{IL} = 5μA, IOV _{DD} < 1.2V		0		V
V _{OH}	I _{OH} = 2 TTL loads	0.8 × IOV _{DD}			V
V _{OL}	I _{OL} = 2 TTL loads		0.1 × IOV _{DD}		V
Capacitive Load			10		pF

Interface Timing

Typical Timing Characteristics — Audio Data Serial Interface Timing (I²S)

All specifications at 25°C, DVdd = 1.8V




Figure 4. I²S/LJF/RJF Timing in Master Mode

Table 2. I²S/LJF/RJF Timing in Master Mode (see Figure 4)

PARAMETER		IOVDD=1.8V		IOVDD=3.3V		UNITS
		MIN	MAX	MIN	MAX	
$t_{d(WS)}$	WCLK delay		30		20	ns
$t_{d(DO-WS)}$	WCLK to DOUT delay (For LJF Mode only)		20		20	ns
$t_{d(DO-BCLK)}$	BCLK to DOUT delay		22		20	ns
$t_{s(DI)}$	DIN setup	8		8		ns
$t_{h(DI)}$	DIN hold	8		8		ns
t_r	Rise time		24		12	ns
t_f	Fall time		24		12	ns




Figure 5. I²S/LJF/RJF Timing in Slave Mode

Table 3. I²S/LJF/RJF Timing in Slave Mode (see Figure 5)

PARAMETER	IOVDD=1.8V		IOVDD=3.3V		UNITS
	MIN	MAX	MIN	MAX	
t _{H(BCLK)}	BCLK high period	35	35		ns
t _{L(BCLK)}	BCLK low period	35	35		
t _{s(WS)}	WCLK setup	8	8		
t _{h(WS)}	WCLK hold	8	8		
t _{d(DO-WS)}	WCLK to DOUT delay (For LJF mode only)		20	20	
t _{d(DO-BCLK)}	BCLK to DOUT delay		22	22	
t _{s(DI)}	DIN setup	8	8		
t _{h(DI)}	DIN hold	8	8		
t _r	Rise time		4	4	
t _f	Fall time		4	4	

Typical DSP Timing Characteristics

All specifications at 25°C, DVdd = 1.8V




Figure 6. DSP Timing in Master Mode

Table 4. DSP Timing in Master Mode (see Figure 6)

PARAMETER		IOVDD=1.8V		IOVDD=3.3V		UNITS
		MIN	MAX	MIN	MAX	
$t_{d(WS)}$	WCLK delay		30		20	ns
$t_{d(DO-BCLK)}$	BCLK to DOUT delay		22		20	ns
$t_{s(DI)}$	DIN setup	8		8		ns
$t_{h(DI)}$	DIN hold	8		8		ns
t_r	Rise time		24		12	ns
t_f	Fall time		24		12	ns




Figure 7. DSP Timing in Slave Mode

Table 5. DSP Timing in Slave Mode (see Figure 7)

PARAMETER		IOVDD=1.8V		IOVDD=3.3V		UNITS
		MIN	MAX	MIN	MAX	
$t_{H(BCLK)}$	BCLK high period	35		35		ns
$t_{L(BCLK)}$	BCLK low period	35		35		ns
$t_{s(WS)}$	WCLK setup	8		8		ns
$t_{h(WS)}$	WCLK hold	8		8		ns
$t_{d(DO-BCLK)}$	BCLK to DOUT delay		22		22	ns
$t_{s(DI)}$	DIN setup	8		8		ns
$t_{h(DI)}$	DIN hold	8		8		ns
t_r	Rise time		4		4	ns
t_f	Fall time		4		4	ns

I²C Interface Timing




Figure 8. I²C Interface Timing

Table 6. I²C Interface Timing

PARAMETER	TEST CONDITION	Standard-Mode			Fast-Mode			UNITS			
		MIN	TYP	MAX	MIN	TYP	MAX				
f _{SCL}	SCL clock frequency			0		100		0		400	kHz
t _{H(STA)}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0			0.8						μs
t _{LOW}	LOW period of the SCL clock	4.7			1.3						μs
t _{HIGH}	HIGH period of the SCL clock	4.0			0.6						μs
t _{SU(STA)}	Setup time for a repeated START condition	4.7			0.8						μs
t _{H(DAT)}	Data hold time: For I2C bus devices	0		3.45	0		0.9				μs
t _{SU(DAT)}	Data set-up time	250			100						ns
t _r	SDA and SCL Rise Time			1000	20+0.1C _b		300				ns
t _f	SDA and SCL Fall Time			300	20+0.1C _b		300				ns
t _{SU(STO)}	Set-up time for STOP condition	4.0			0.8						μs
t _{BUF}	Bus free time between a STOP and START condition	4.7			1.3						μs
C _b	Capacitive load for each bus line			400			400				pF

SPI Interface Timing




Figure 9. SPI Interface Timing Diagram

Timing Requirements (See Figure 9)

At 25°C, DV_{DD} = 1.8V

Table 7. SPI Interface Timing

PARAMETER	TEST CONDITION	IOVDD=1.8V			IOVDD=3.3V			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
t _{sck}	SCLK Period	100			50			ns
t _{sckh}	SCLK Pulse width High	50			25			ns
t _{sckl}	SCLK Pulse width Low	50			25			ns
t _{lead}	Enable Lead Time	30			20			ns
t _{lag}	Enable Lag Time	30			20			ns
t _d	Sequential Transfer Delay	40			20			ns
t _a	Slave DOUT access time			40			20	ns
t _{dis}	Slave DOUT disable time			40			20	ns
t _{su}	DIN data setup time	15			10			ns
t _{hi}	DIN data hold time	15			10			ns
t _{v(DOUT)}	DOUT data valid time			25			18	ns
t _r	SCLK Rise Time			4			4	ns
t _f	SCLK Fall Time			4			4	ns

Typical Characteristics

Device Power Consumption

Device power consumption largely depends on PowerTune configuration. For information on device power consumption, see the *TLV320AIC3256 Application Reference Guide*, literature number SLAU306.

Typical Performance




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.

FFT




Figure 15.




Figure 16.

**DAC PLAYBACK TO HEADPHONE FFT @ -1dBFS
(GROUND-CENTERED MODE)
VS
FREQUENCY**




Figure 17.

**DAC PLAYBACK TO LINE-OUT FFT @ -1dBFS
VS
FREQUENCY**




Figure 18.

**LINE INPUT TO HEADPHONE FFT @ 446mVrms
(UNIPOLAR MODE)
VS
FREQUENCY**




Figure 19.

**LINE INPUT TO LINE-OUT FFT @ 446mVrms (PGA MODE)
VS
FREQUENCY**




Figure 20.

Typical Circuit Configuration




Figure 21. Typical Circuit Configuration

APPLICATION OVERVIEW

The TLV320AIC3256 offers a wide range of configuration options. [Figure 1](#) shows the basic functional blocks of the device.

Device Connections

Digital Pins

Only a small number of digital pins are dedicated to a single function; whenever possible, the digital pins have a default function, and also can be reprogrammed to cover alternative functions for various applications.

The fixed-function pins are $\overline{\text{Reset}}$ and the $\overline{\text{SPI_Select}}$ pin, which are HW control pins. Depending on the state of $\overline{\text{SPI_Select}}$, the two control-bus pins $\overline{\text{SCL/SS}}$ and $\overline{\text{SDA/MOSI}}$ are configured for either I²C or SPI protocol.

Other digital IO pins can be configured for various functions via register control. An overview of available functionality is given in [Multifunction Pins](#).

Multifunction Pins

Table 8 shows the possible allocation of pins for specific functions. The PLL input, for example, can be programmed to be any of 4 pins (MCLK, BCLK, DIN, GPIO).

Table 8. Multifunction Pin Assignments

		1	2	3	4	5	6	7	8
	Pin Function	MCLK	BCLK	WCLK	DIN MFP1	DOUT MFP2	DMDIN/ MFP3/ SCLK	DMCLK/ MFP4/ MISO	GPIO MFP5
A	PLL Input	S ⁽¹⁾	S ⁽²⁾		E				S ⁽³⁾
B	Codec Clock Input	S ^{(1),D⁽⁴⁾}	S ⁽²⁾						S ⁽³⁾
C	I ² S BCLK input		S,D						
D	I ² S BCLK output		E ⁽⁵⁾						
E	I ² S WCLK input			E, D					
F	I ² S WCLK output			E					
G	I ² S ADC word clock input						E		E
H	I ² S ADC WCLK out							E	E
I	I ² S DIN				E, D				
J	I ² S DOUT					E, D			
K	General Purpose Output I					E			
K	General Purpose Output II							E	
K	General Purpose Output III								E
L	General Purpose Input I				E				
L	General Purpose Input II						E		
L	General Purpose Input III								E
M	INT1 output					E		E	E
N	INT2 output					E		E	E
Q	Secondary I ² S BCLK input						E		E
R	Secondary I ² S WCLK in						E		E
S	Secondary I ² S DIN						E		E
T	Secondary I ² S DOUT							E	
U	Secondary I ² S BCLK OUT					E		E	E
V	Secondary I ² S WCLK OUT					E		E	E
X	Aux Clock Output					E		E	E

(1) S⁽¹⁾: The MCLK pin can drive the PLL and Codec Clock inputs **simultaneously**.

(2) S⁽²⁾: The BCLK pin can drive the PLL and Codec Clock and audio interface bit clock inputs **simultaneously**.

(3) S⁽³⁾: The GPIO/MFP5 pin can drive the PLL and Codec Clock inputs simultaneously.

(4) D: Default Function

(5) E: The pin is **exclusively** used for this function, no other function can be implemented with the same pin. (If GPIO/MFP5 has been allocated for General Purpose Output, it cannot be used as the INT1 output at the same time.)

Analog Pins

Analog functions can also be configured to a large degree. For minimum power consumption, analog blocks are powered down by default. The blocks can be powered up with fine granularity according to the application needs.

Analog Audio I/O

The analog IO path of the TLV320AIC3256 features a large set of options for signal conditioning as well as signal routing:

- 6 analog inputs which can be mixed and-or multiplexed in single-ended and-or differential configuration
- 2 programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- 2 mixer amplifiers for analog bypass
- 2 low power analog bypass channels
- Mute function
- Channel-to-channel phase adjustment
- Fast charge of ac-coupling capacitors
- Anti thump

Analog Bypass

The TLV320AIC3256 offers two analog-bypass modes. In either of the modes, an analog input signal can be routed from an analog input pin to an amplifier driving an analog output pin. Neither the ADC nor the DAC resources are required for such operation.

In analog low-power bypass mode, line-level signals can be routed directly from the analog inputs IN1_L to the left headphone amplifier (HPL) and IN1_R to HPR.

ADC Bypass Using Mixer Amplifiers

In addition to the analog low-power bypass mode, another bypass mode uses the programmable gain amplifiers of the input stage in conjunction with a mixer amplifier. With this mode, microphone-level signals can be amplified and routed to the line or headphone outputs, fully bypassing the ADC and DAC.

To enable this mode, the mixer amplifiers are powered on via software command.

Headphone Output

The stereo headphone drivers on pins HPL and HPR can drive loads with impedances down to 16Ω in single-ended DC-coupled headphone configurations. An integral charge pump generates the negative supply required to operate the headphone drivers in dc-coupled mode, where the common mode of the output signal is made equal to the ground of the headphone load using a ground-sense circuit. Operation of headphone drivers in dc-coupled (ground centered mode) eliminates the need for large dc-blocking capacitors.




Figure 22. TLV320AIC3256 Ground-Centered Headphone Output

Alternatively the headphone amplifier can also be operated in a unipolar circuit configuration using DC blocking capacitors.

Line Outputs

The stereo line level drivers on LOL and LOR pins can drive a wide range of line level resistive impedances in the range of 600Ω to 10kΩ. The output common modes of line level drivers can be configured to equal either the analog input common-mode setting, or 1.65V. With output common-mode setting of 1.65V and DRVdd_HP supply at 3.3V the line-level drivers can drive up to 1V_{rms} output signal. The line-level drivers can drive out a mixed combination of DAC signal and attenuated ADC PGA signal. Signal mixing is register-programmable.

ADC

The TLV320AIC3256 includes a stereo audio ADC, which uses a delta-sigma modulator with a programmable oversampling ratio, followed by a digital decimation filter. The ADC supports sampling rates from 8kHz to 192kHz. In order to provide optimal system power management, the stereo recording path can be powered up one channel at a time, to support the case where only mono record capability is required.

The ADC path of the TLV320AIC3256 features a large set of options for signal conditioning as well as signal routing:

- Two ADCs
- Six analog inputs which can be mixed and-or multiplexed in single-ended and-or differential configuration
- Two programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- Two mixer amplifiers for analog bypass
- Two low power analog bypass channels
- Fine gain adjustment of digital channels with 0.1dB step size
- Digital volume control with a range of -12 to +20dB
- Mute function

In addition to the standard set of ADC features the TLV320AIC3256 also offers the following special functions:

- Channel-to-channel phase adjustment
- Fast charge of ac-coupling capacitors
- Anti thump
- Adaptive filter mode

ADC Processing

The TLV320AIC3256 ADC channel includes a built-in digital decimation filter to process the oversampled data from the to generate digital data at Nyquist sampling rate with high dynamic range. The decimation filter can be chosen from three different types, depending on the required frequency response, group delay and sampling rate.

ADC Processing Blocks

The TLV320AIC3256 offers a range of processing blocks which implement various signal processing capabilities along with decimation filtering. These processing blocks give users the choice of how much and what type of signal processing they may use and which decimation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy to balance power conservation and signal-processing flexibility. Less signal-processing capability reduces the power consumed by the device. [Table 9](#) gives an overview of the available processing blocks and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biquad filters
- Variable-tap FIR filter

The processing blocks are tuned for common cases and can achieve high anti-alias filtering or low group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first order IIR, BiQuad and FIR filters have fully user-programmable coefficients. The Resource Class Column (RC) gives an approximate indication of power consumption.

Table 9. ADC Processing Blocks

Processing Blocks	Channel	Decimation Filter	1st Order IIR Available	Number BiQuads	FIR	Required AOSR Value	Resource Class
PRB_R1 ⁽¹⁾	Stereo	A	Yes	0	No	128,64	6
PRB_R2	Stereo	A	Yes	5	No	128,64	8
PRB_R3	Stereo	A	Yes	0	25-Tap	128,64	8
PRB_R4	Right	A	Yes	0	No	128,64	3
PRB_R5	Right	A	Yes	5	No	128,64	4
PRB_R6	Right	A	Yes	0	25-Tap	128,64	4
PRB_R7	Stereo	B	Yes	0	No	64	3
PRB_R8	Stereo	B	Yes	3	No	64	4
PRB_R9	Stereo	B	Yes	0	20-Tap	64	4
PRB_R10	Right	B	Yes	0	No	64	2
PRB_R11	Right	B	Yes	3	No	64	2
PRB_R12	Right	B	Yes	0	20-Tap	64	2
PRB_R13	Stereo	C	Yes	0	No	32	3
PRB_R14	Stereo	C	Yes	5	No	32	4
PRB_R15	Stereo	C	Yes	0	25-Tap	32	4
PRB_R16	Right	C	Yes	0	No	32	2
PRB_R17	Right	C	Yes	5	No	32	2
PRB_R18	Right	C	Yes	0	25-Tap	32	2

(1) Default

For more detailed information see the Application Reference Guide, SLAU306.

DAC

The TLV320AIC3256 includes a stereo audio DAC supporting data rates from 8kHz to 192kHz. Each channel of the stereo audio DAC consists of a signal-processing engine with fixed processing blocks, a programmable miniDSP, a digital interpolation filter, multi-bit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the audio band to beyond 20kHz. To handle multiple input rates and optimize power dissipation and performance, the TLV320AIC3256 allows the system designer to program the oversampling rates over a wide range from 1 to 1024. The system designer can choose higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data rates.

The TLV320AIC3256 DAC channel includes a built-in digital interpolation filter to generate oversampled data for the sigma-delta modulator. The interpolation filter can be chosen from three different types depending on required frequency response, group delay and sampling rate.

The DAC path of the TLV320AIC3256 features many options for signal conditioning and signal routing:

- 2 headphone amplifiers
 - Ground-centered, bipolar operation or unipolar operation
 - Usable in single-ended or differential mode
 - Analog volume setting with a range of -6 to +14dB
- 2 line-out amplifiers
 - Usable in single-ended or differential mode
 - Analog volume setting with a range of -6 to +29dB
- Digital volume control with a range of -63.5 to +24dB
- Mute function
- Dynamic range compression (DRC)

In addition to the standard set of DAC features the TLV320AIC3256 also offers the following special features:

- Built in sine wave generation (beep generator)
- Digital auto mute
- Adaptive filter mode

DAC Processing Blocks — Overview

The TLV320AIC3256 implements signal processing capabilities and interpolation filtering via processing blocks. These fixed processing blocks give users the choice of how much and what type of signal processing they may use and which interpolation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy balancing power conservation and signal processing flexibility. Less signal processing capability will result in less power consumed by the device. [Table 10](#) gives an overview over all available processing blocks of the DAC channel and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biquad filters
- 3D – Effect
- Beep Generator

The processing blocks are tuned for typical cases and can achieve high image rejection or low group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients. The Resource Class Column (RC) gives an approximate indication of power consumption.

Table 10. Overview – DAC Predefined Processing Blocks

Processing Block No.	Interpolation Filter	Channel	1st Order IIR Available	Num. of Biquads	DRC	3D	Beep Generator	Resource Class
PRB_P1 ⁽¹⁾	A	Stereo	No	3	No	No	No	8
PRB_P2	A	Stereo	Yes	6	Yes	No	No	12
PRB_P3	A	Stereo	Yes	6	No	No	No	10
PRB_P4	A	Left	No	3	No	No	No	4
PRB_P5	A	Left	Yes	6	Yes	No	No	6
PRB_P6	A	Left	Yes	6	No	No	No	6
PRB_P7	B	Stereo	Yes	0	No	No	No	6
PRB_P8	B	Stereo	No	4	Yes	No	No	8
PRB_P9	B	Stereo	No	4	No	No	No	8
PRB_P10	B	Stereo	Yes	6	Yes	No	No	10
PRB_P11	B	Stereo	Yes	6	No	No	No	8
PRB_P12	B	Left	Yes	0	No	No	No	3
PRB_P13	B	Left	No	4	Yes	No	No	4
PRB_P14	B	Left	No	4	No	No	No	4
PRB_P15	B	Left	Yes	6	Yes	No	No	6
PRB_P16	B	Left	Yes	6	No	No	No	4
PRB_P17	C	Stereo	Yes	0	No	No	No	3
PRB_P18	C	Stereo	Yes	4	Yes	No	No	6
PRB_P19	C	Stereo	Yes	4	No	No	No	4
PRB_P20	C	Left	Yes	0	No	No	No	2
PRB_P21	C	Left	Yes	4	Yes	No	No	3
PRB_P22	C	Left	Yes	4	No	No	No	2
PRB_P23	A	Stereo	No	2	No	Yes	No	8
PRB_P24	A	Stereo	Yes	5	Yes	Yes	No	12
PRB_P25	A	Stereo	Yes	5	Yes	Yes	Yes	12

(1) Default

For more detailed information see the Application Reference Guide, SLAU306.

Digital Audio I/O Interface

Audio data flows between the host processor and the TLV320AIC3256 on the digital audio data serial interface, or audio bus. This very flexible bus includes left or right-justified data options, support for I²S or PCM protocols, programmable data length options, a TDM mode for multichannel operation, very flexible master-slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly.

The audio bus of the TLV320AIC3256 can be configured for left or right-justified, I²S, DSP, or TDM modes of operation, where communication with standard PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits by configuring Page 0, Register 27, D(5:4). In addition, the word clock and bit clock can be independently configured in either Master or Slave mode, for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected ADC and DAC sampling frequencies.

The bit clock is used to clock in and clock out the digital audio data across the serial bus. When in Master mode, this signal can be programmed to generate variable clock pulses by controlling the bit-clock divider in Page 0, Register 30. The number of bit-clock pulses in a frame may need adjustment to accommodate various word lengths, and to support the case when multiple TLV320AIC3256s may share the same audio bus.

The TLV320AIC3256 also includes a feature to offset the position of start of data transfer with respect to the word-clock. Control the offset in terms of number of bit-clocks by programming Page 0, Register 28.

The TLV320AIC3256 also has the feature to invert the polarity of the bit-clock used to transfer the audio data as compared to the default clock polarity used. This feature can be used independently of the mode of audio interface chosen. Page 0, Register 29, D(3) configures bit clock polarity.

The TLV320AIC3256 further includes programmability (Page 0, Register 27, D(0)) to place the DOUT line into a hi-Z (3-state) condition during all bit clocks when valid data is not being sent. By combining this capability with the ability to program at what bit clock in a frame the audio data begins, time-division multiplexing (TDM) can be accomplished, enabling the use of multiple codecs on a single audio serial data bus. When the audio serial data bus is powered down while configured in master mode, the pins associated with the interface are put into a hi-Z output condition.

By default when the word-clocks and bit-clocks are generated by the TLV320AIC3256, these clocks are active only when the codec (ADC, DAC or both) are powered up within the device. This intermittent clock operation reduces power consumption. However, it also supports a feature when both the word clocks and bit-clocks can be active even when the codec in the device is powered down. This continuous clock feature is useful when using the TDM mode with multiple codecs on the same bus, or when word-clock or bit-clocks are used in the system as general-purpose clocks.

Clock Generation and PLL

The TLV320AIC3256 supports a wide range of options for generating clocks for the ADC and DAC sections as well as interface and other control blocks. The clocks for ADC and DAC require a source reference clock. This clock can be provided on variety of device pins such as MCLK, BCLK or GPIO pins. The CODEC_CLKIN can then be routed through highly-flexible clock dividers to generate the various clocks required for ADC, DAC and the miniDSP sections. In the event that the desired audio or miniDSP clocks cannot be generated from the reference clocks on MCLK BCLK or GPIO, the TLV320AIC3256 also provides the option of using the on-chip PLL which supports a wide range of fractional multiplication values to generate the required clocks. Starting from CODEC_CLKIN the TLV320AIC3256 provides several programmable clock dividers to help achieve a variety of sampling rates for ADC, DAC and clocks for the miniDSP.

To minimize power consumption, the system ideally provides a master clock that is a suitable integer multiple of the desired sampling frequencies. In such cases, internal dividers can be programmed to set up the required internal clock signals at very low power consumption. For cases where such master clocks are not available, the built-in PLL can be used to generate a clock signal that serves as an internal master clock. In fact, this master clock can also be routed to an output pin and may be used elsewhere in the system. The clock system is flexible enough that it even allows the internal clocks to be derived directly from an external clock source, while the PLL is used to generate some other clock that is only used outside the TLV320AIC3256.

For more detailed information see the Application Reference Guide, SLAU306.

Control Interfaces

The TLV320AIC3256 control interface supports SPI or I²C communication protocols, with the protocol selectable using the SPI_SELECT pin. For SPI, SPI_SELECT should be tied high; for I²C, SPI_SELECT should be tied low. Changing the state of SPI_SELECT during device operation is not recommended.

I²C Control

The TLV320AIC3256 supports the I²C control protocol, and will respond to the I²C address of 0011000. I²C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I²C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This circuit prevents two devices from conflicting; if two devices drive the bus simultaneously, there is no driver contention.

SPI Control

In the SPI control mode, the TLV320AIC3256 uses the pins $\overline{\text{SCL}}/\overline{\text{SS}}$ as $\overline{\text{SS}}$, SCLK as SCLK, MISO as MISO, SDA/MOSI as MOSI; a standard SPI port with clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0). The SPI port allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master (in this case, the host processor) generates the synchronizing clock (driven onto SCLK) and initiates transmissions. The SPI slave devices (such as the TLV320AIC3256) depend on a master to start and synchronize transmissions. A transmission begins when initiated by an SPI master. The byte from the SPI master begins shifting in on the slave MOSI pin under the control of the master serial clock (driven onto SCLK). As the byte shifts in on the MOSI pin, a byte shifts out on the MISO pin to the master shift register.

For more detailed information see the TLV320AIC3256 Application Reference Guide, SLAU306.

Power Supply

The device has an integrated charge pump. In ground-centered headphone configuration, all supplies can be conveniently supplied from a single 1.5V to 1.95V rail. The device has separate power domains for digital IO, digital core, analog core, charge-pump input and headphone drive, all of which can be connected together and be supplied from one source. For improved power efficiency, the digital core voltage can range from 1.26V to 1.95V. The IO voltage can be supplied in the range of 1.1V to 3.6V.

The device power supply V_{sys} can be supplied in the range of 1.5V to 5.5V. V_{sys} must always be greater than or equal to AVDD and DVDD voltages.

For more detailed information see the TLV320AIC3256 Application Reference Guide, SLAU306.

Device Special Functions

The following special functions are available to support advanced system requirements:

- Headset detection
- Interrupt generation
- Flexible pin multiplexing

For more detailed information see the TLV320AIC3256 Application Reference Guide, SLAU306.

Register Map Summary

Table 11. Summary of Register Map

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	0	0x00	0x00	Page Select Register
0	1	0x00	0x01	Software Reset Register
0	2	0x00	0x02	Reserved Register
0	3	0x00	0x03	Reserved Register
0	4	0x00	0x04	Clock Setting Register 1, Multiplexers
0	5	0x00	0x05	Clock Setting Register 2, PLL P and R Values
0	6	0x00	0x06	Clock Setting Register 3, PLL J Values
0	7	0x00	0x07	Clock Setting Register 4, PLL D Values (MSB)
0	8	0x00	0x08	Clock Setting Register 5, PLL D Values (LSB)
0	9-10	0x00	0x09-0x0A	Reserved Register
0	11	0x00	0x0B	Clock Setting Register 6, NDAC Values
0	12	0x00	0x0C	Clock Setting Register 7, MDAC Values
0	13	0x00	0x0D	DAC OSR Setting Register 1, MSB Value
0	14	0x00	0x0E	DAC OSR Setting Register 2, LSB Value
0	15	0x00	0x0F	miniDSP_D Instruction Control Register 1
0	16	0x00	0x10	miniDSP_D Instruction Control Register 2
0	17	0x00	0x11	miniDSP_D Interpolation Factor Setting Register

Table 11. Summary of Register Map (continued)

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	18	0x00	0x12	Clock Setting Register 8, NADC Values
0	19	0x00	0x13	Clock Setting Register 9, MADC Values
0	20	0x00	0x14	ADC Oversampling (AOSR) Register
0	21	0x00	0x15	miniDSP_A Instruction Control Register 1
0	22	0x00	0x16	miniDSP_A Instruction Control Register 2
0	23	0x00	0x17	miniDSP_A Decimation Factor Setting Register
0	24	0x00	0x18	Reserved Register
0	25	0x00	0x19	Clock Setting Register 10, Multiplexers
0	26	0x00	0x1A	Clock Setting Register 11, CLKOUT M divider value
0	27	0x00	0x1B	Audio Interface Setting Register 1
0	28	0x00	0x1C	Audio Interface Setting Register 2, Data offset setting
0	29	0x00	0x1D	Audio Interface Setting Register 3
0	30	0x00	0x1E	Clock Setting Register 12, BCLK N Divider
0	31	0x00	0x1F	Audio Interface Setting Register 4, Secondary Audio Interface
0	32	0x00	0x20	Audio Interface Setting Register 5
0	33	0x00	0x21	Audio Interface Setting Register 6
0	34	0x00	0x22	Digital Interface Misc. Setting Register
0	35	0x00	0x23	Reserved Register
0	36	0x00	0x24	ADC Flag Register
0	37	0x00	0x25	DAC Flag Register 1
0	38	0x00	0x26	DAC Flag Register 2
0	39-41	0x00	0x27-0x29	Reserved Register
0	42	0x00	0x2A	Sticky Flag Register 1
0	43	0x00	0x2B	Interrupt Flag Register 1
0	44	0x00	0x2C	Sticky Flag Register 2
0	45	0x00	0x2D	Sticky Flag Register 3
0	46	0x00	0x2E	Interrupt Flag Register 2
0	47	0x00	0x2F	Interrupt Flag Register 3
0	48	0x00	0x30	INT1 Interrupt Control Register
0	49	0x00	0x31	INT2 Interrupt Control Register
0	50-51	0x00	0x32-0x33	Reserved Register
0	52	0x00	0x34	GPIO/MFP5 Control Register
0	53	0x00	0x35	DOUT/MFP2 Function Control Register
0	54	0x00	0x36	DIN/MFP1 Function Control Register
0	55	0x00	0x37	MISO/MFP4 Function Control Register
0	56	0x00	0x38	SCLK/MFP3 Function Control Register
0	57-59	0x00	0x39-0x3B	Reserved Registers
0	60	0x00	0x3C	DAC Signal Processing Block Control Register
0	61	0x00	0x3D	ADC Signal Processing Block Control Register
0	62	0x00	0x3E	miniDSP_A and miniDSP_D Configuration Register
0	63	0x00	0x3F	DAC Channel Setup Register 1
0	64	0x00	0x40	DAC Channel Setup Register 2
0	65	0x00	0x41	Left DAC Channel Digital Volume Control Register
0	66	0x00	0x42	Right DAC Channel Digital Volume Control Register
0	67	0x00	0x43	Headset Detection Configuration Register
0	68	0x00	0x44	DRC Control Register 1

Table 11. Summary of Register Map (continued)

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	69	0x00	0x45	DRC Control Register 2
0	70	0x00	0x46	DRC Control Register 3
0	71	0x00	0x47	Beep Generator Register 1
0	72	0x00	0x48	Beep Generator Register 2
0	73	0x00	0x49	Beep Generator Register 3
0	74	0x00	0x4A	Beep Generator Register 4
0	75	0x00	0x4B	Beep Generator Register 5
0	76	0x00	0x4C	Beep Generator Register 6
0	77	0x00	0x4D	Beep Generator Register 7
0	78	0x00	0x4E	Beep Generator Register 8
0	79	0x00	0x4F	Beep Generator Register 9
0	80	0x00	0x50	Reserved Register
0	81	0x00	0x51	ADC Channel Setup Register
0	82	0x00	0x52	ADC Fine Gain Adjust Register
0	83	0x00	0x53	Left ADC Channel Volume Control Register
0	84	0x00	0x54	Right ADC Channel Volume Control Register
0	85	0x00	0x55	ADC Phase Adjust Register
0	86	0x00	0x56	Left Channel AGC Control Register 1
0	87	0x00	0x57	Left Channel AGC Control Register 2
0	88	0x00	0x58	Left Channel AGC Control Register 3
0	89	0x00	0x59	Left Channel AGC Control Register 4
0	90	0x00	0x5A	Left Channel AGC Control Register 5
0	91	0x00	0x5B	Left Channel AGC Control Register 6
0	92	0x00	0x5C	Left Channel AGC Control Register 7
0	93	0x00	0x5D	Left Channel AGC Control Register 8
0	94	0x00	0x5E	Right Channel AGC Control Register 1
0	95	0x00	0x5F	Right Channel AGC Control Register 2
0	96	0x00	0x60	Right Channel AGC Control Register 3
0	97	0x00	0x61	Right Channel AGC Control Register 4
0	98	0x00	0x62	Right Channel AGC Control Register 5
0	99	0x00	0x63	Right Channel AGC Control Register 6
0	100	0x00	0x64	Right Channel AGC Control Register 7
0	101	0x00	0x65	Right Channel AGC Control Register 8
0	102	0x00	0x66	DC Measurement Register 1
0	103	0x00	0x67	DC Measurement Register 2
0	104	0x00	0x68	Left Channel DC Measurement Output Register 1
0	105	0x00	0x69	Left Channel DC Measurement Output Register 2
0	106	0x00	0x6A	Left Channel DC Measurement Output Register 3
0	107	0x00	0x6B	Right Channel DC Measurement Output Register 1
0	108	0x00	0x6C	Right Channel DC Measurement Output Register 2
0	109	0x00	0x6D	Right Channel DC Measurement Output Register 3
0	110-127	0x00	0x6E-0x7F	Reserved Register
1	0	0x01	0x00	Page Select Register
1	1	0x01	0x01	Power Configuration Register
1	2	0x01	0x02	LDO Control Register
1	3	0x01	0x03	Playback Configuration Register 1

Table 11. Summary of Register Map (continued)

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
1	4	0x01	0x04	Playback Configuration Register 2
1	5-8	0x01	0x05-0x08	Reserved Register
1	9	0x01	0x09	Output Driver Power Control Register
1	10	0x01	0x0A	Common Mode Control Register
1	11	0x01	0x0B	Over Current Protection Configuration Register
1	12	0x01	0x0C	HPL Routing Selection Register
1	13	0x01	0x0D	HPR Routing Selection Register
1	14	0x01	0x0E	LOL Routing Selection Register
1	15	0x01	0x0F	LOR Routing Selection Register
1	16	0x01	0x10	HPL Driver Gain Setting Register
1	17	0x01	0x11	HPR Driver Gain Setting Register
1	18	0x01	0x12	LOL Driver Gain Setting Register
1	19	0x01	0x13	LOR Driver Gain Setting Register
1	20	0x01	0x14	Headphone Driver Startup Control Register
1	21	0x01	0x15	Reserved Register
1	22	0x01	0x16	IN1L to HPL Volume Control Register
1	23	0x01	0x17	IN1R to HPR Volume Control Register
1	24	0x01	0x18	Mixer Amplifier Left Volume Control Register
1	25	0x01	0x19	Mixer Amplifier Right Volume Control Register
1	26-50	0x01	0x1A-0x32	Reserved Register
1	51	0x01	0x33	MICBIAS Configuration Register
1	52	0x01	0x34	Left MICPGA Positive Terminal Input Routing Configuration Register
1	53	0x01	0x35	Reserved Register
1	54	0x01	0x36	Left MICPGA Negative Terminal Input Routing Configuration Register
1	55	0x01	0x37	Right MICPGA Positive Terminal Input Routing Configuration Register
1	56	0x01	0x38	Reserved Register
1	57	0x01	0x39	Right MICPGA Negative Terminal Input Routing Configuration Register
1	58	0x01	0x3A	Floating Input Configuration Register
1	59	0x01	0x3B	Left MICPGA Volume Control Register
1	60	0x01	0x3C	Right MICPGA Volume Control Register
1	61	0x01	0x3D	ADC Power Tune Configuration Register
1	62	0x01	0x3E	ADC Analog Volume Control Flag Register
1	63	0x01	0x3F	DAC Analog Gain Control Flag Register
1	64-70	0x01	0x40-0x46	Reserved Register
1	71	0x01	0x47	Analog Input Quick Charging Configuration Register
1	72-122	0x01	0x48-0x7A	Reserved Register
1	123	0x01	0x7B	Reference Power-up Configuration Register
1	124-127	0x01	0x7C-0x7F	Reserved Register
8	0	0x08	0x00	Page Select Register
8	1	0x08	0x01	ADC Adaptive Filter Configuration Register
8	2-7	0x08	0x02-0x07	Reserved
8	8-127	0x08	0x08-0x7F	ADC Coefficients Buffer-A C(0:29)
9-16	0	0x09-0x10	0x00	Page Select Register
9-16	1-7	0x09-0x10	0x01-0x07	Reserved
9-16	8-127	0x09-0x10	0x08-0x7F	ADC Coefficients Buffer-A C(30:255)
26-34	0	0x1A-0x22	0x00	Page Select Register

Table 11. Summary of Register Map (continued)

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
26-34	1-7	0x1A-0x22	0x01-0x07	Reserved.
26-34	8-127	0x1A-0x22	0x08-0x7F	ADC Coefficients Buffer-B C(0:255)
44	0	0x2C	0x00	Page Select Register
44	1	0x2C	0x01	DAC Adaptive Filter Configuration Register
44	2-7	0x2C	0x02-0x07	Reserved
44	8-127	0x2C	0x08-0x7F	DAC Coefficients Buffer-A C(0:29)
45-52	0	0x2D-0x34	0x00	Page Select Register
45-52	1-7	0x2D-0x34	0x01-0x07	Reserved.
45-52	8-127	0x2D-0x34	0x08-0x7F	DAC Coefficients Buffer-A C(30:255)
62-70	0	0x3E-0x46	0x00	Page Select Register
62-70	1-7	0x3E-0x46	0x01-0x07	Reserved.
62-70	8-127	0x3E-0x46	0x08-0x7F	DAC Coefficients Buffer-B C(0:255)
80-114	0	0x50-0x72	0x00	Page Select Register
80-114	1-7	0x50-0x72	0x01-0x07	Reserved.
80-114	8-127	0x50-0x72	0x08-0x7F	miniDSP_A Instructions
152-186	0	0x98-0xBA	0x00	Page Select Register
152-186	1-7	0x98-0xBA	0x01-0x07	Reserved.
152-186	8-127	0x98-0xBA	0x08-0x7F	miniDSP_D Instructions

Additional Package Data, YZF Package**Table 12.**

Dimension	D	E
Max	3499 um	3299 um
Avg	3469 um	3269 um
Min	3439 um	3239 um

REVISION HISTORY

Changes from Revision initial (December 2010) to Revision A	Page
• Changed "mV" to "mVRMS" for Input signal level units	10
• Changed Gain Error value from 0.7 to 0.8	11
• Changed Gain Error value from 0.5 to 0.8	11
• Changed Noise, Idle Channel value from 6.9 to 6.7	11
• Changed Bias voltage, Micbias Mode 0 value from 1.25 to 1.23	12
• Changed Bias voltage, Micbias Mode 0 value from 1.25 to 1.23	12
• Changed DAC Gain Error value from 0.4 to 0.5	13
• Changed DAC Gain Error value from 0.1 to 0.5	14
• Changed DAC channel separation condition from –1dB to –3dB	14
• Changed 10 μ F to 1 μ F in Reference Noise conditions statement	15
• Deleted min value from Decoupling Capacitor, changed typ value from 10 to 1 μ F	15
• Moved value from typ to min	15
• Moved value from typ to min	15
• Changed WCLK delay min from 14 to 30ns	16

REVISION HISTORY

Changes from Revision A (December 2010) to Revision B	Page
• Added WCSP package (YZF)	1
• Updated block diagram to include Vsys pin	1
• Updated ordering part numbers	3
• Added Vsys pin definition	3
• Updated diagram to include Vsys pin	24
• Updated power supply section to include Vsys	32

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TLV320AIC3256IRSBR	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AIC 3256I	Samples
TLV320AIC3256IRSBT	ACTIVE	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AIC 3256I	Samples
TLV320AIC3256IYZFR	ACTIVE	DSBGA	YZF	42	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AIC3256I	Samples
TLV320AIC3256IYZFT	ACTIVE	DSBGA	YZF	42	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AIC3256I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV320AIC3256IRSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TLV320AIC3256IYZFR	DSBGA	YZF	42	2500	330.0	12.4	3.5	3.7	0.81	8.0	12.0	Q1
TLV320AIC3256IYZFT	DSBGA	YZF	42	250	330.0	12.4	3.5	3.7	0.81	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV320AIC3256IRSBT	WQFN	RSB	40	250	210.0	185.0	35.0
TLV320AIC3256IYZFR	DSBGA	YZF	42	2500	367.0	367.0	35.0
TLV320AIC3256IYZFT	DSBGA	YZF	42	250	367.0	367.0	35.0

RSB (S-PWQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



4207182/C 05/11

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) Package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

THERMAL PAD MECHANICAL DATA

RSB (S-PWQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




4207183-2/P 06/12

NOTE: All linear dimensions are in millimeters

RSB (S-PWQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

YZF (R-XBGA-N42)

DIE-SIZE BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.
 - △ The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
 - △ Reference Product Data Sheet for array population.
6 x 7 matrix pattern is shown for illustration only.
 - F. This package contains Pb-free balls.

NanoFree is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com