



2-Vrms DirectPath™ Line Driver With Programmable-Fixed Gain

Check for Samples: DRV612

FEATURES

- DirectPath™
 - Eliminates Pops/Clicks
 - Eliminates Output DC-Blocking Capacitors
 - 3-V to 3.6-V Supply Voltage
- Low Noise and THD
 - SNR > 105 dB at -1× Gain
 - Typical Vn < 12 μ Vms 20 Hz–20 kHz at –1× Gain
 - THD+N < 0.003% at 10-kΩ Load and -1× Gain
- 2-Vrms Output Voltage Into 600-Ω Load
- Single-Ended Input and Output
- Programmable Gain Select Reduces Component Count
 - 13× Gain Values
- Active Mute With More Than 80 dB Attenuation
- · Short Circuit and Thermal Protection
- ±8-kV HBM ESD-Protected Outputs

APPLICATIONS

- PDP / LCD TV
- DVD Players
- Mini/Micro Combo Systems
- Soundcards

DESCRIPTION

The DRV612 is a single-ended, 2-Vrms stereo line driver designed to reduce component count, board space and cost. It is ideal for single-supply electronics where size and cost are critical design parameters.


The DRV612 does not require a power supply greater than 3.3 V to generate its 5.6-V_{PP} output, nor does it require a split-rail power supply.

Designed using TI's patented DirectPath technology, which integrates a charge pump to generate a negative supply rail that provides a clean, pop-free ground-biased output. The DRV612 is capable of driving 2 Vms into a $600-\Omega$ load. DirectPath technology also allows the removal of the costly output dc-blocking capacitors.

The device has fixed-gain single-ended inputs with a gain-select pin. Using a single resistor on this pin, the designer can choose from 13 internal programmable gain settings to match the line driver with the codec output level. It also reduces the component count and board space.

Line outputs have ±8 kV HBM ESD protection, enabling a simple ESD protection circuit. The DRV612 has built-in active mute control with more that 80 dB attenuation for pop-free mute on/off control.

The DRV612 is available in a 14-pin TSSOP and 16-pin QFN. For a footprint-compatible stereo headphone driver, see TPA6139A2 (SLOS700).



ΔV.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

GENERAL INFORMATION

TERMINAL ASSIGNMENT

The DRV612 is available in package:

• 14-pin TSSOP package (PW) or 16-pin QFN package (RGT)




PIN FUNCTIONS

	PIN		FUNCTION ⁽¹⁾	DESCRIPTION
NAME	PW NO.	RGT NO.		
-IN_L	1	16	I	Negative input, left channel
OUT_L	2	1	0	Output, left channel
GND	3, 11	2, 3, 10	Р	Ground
MUTE	4	4	I	MUTE, active low
VSS	5	5	0	Change Pump negative supply voltage
CN	6	6	I/O	Charge Pump flying capacitor negative connection
NC	7, 8	7. 14, 15		No internal connection
СР	9	8	I/O	Charge Pump flying capacitor positive connection
VDD	10	9	Р	Supply voltage, connect to positive supply
GAIN	12	11	I	Gain set programming pin; connect a resistor to ground. See Table 1 for recommended resistor values
OUT_R	13	12	0	Output, right channel
-IN_R	14	13	I	Negative input, right channel
Thermal Pad	n/a	Thermal Pad	Р	Connect to ground

(1) I = input, O = output, P = power



SYSTEM BLOCK DIAGRAM



ORDERING INFORMATION(1)

T _A	PACKAGE	DESCRIPTION
-40°C to 85°C	DRV612PW	14-pin TSSOP
-40 C to 65 C	DRV612RGT	16-pin QFN

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	DRV612	DRV612	LIMITO
	THERMAL METRIC	RGT (16-Pin)	PW (14-Pin)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	52	130	
θ_{JCtop}	Junction-to-case (top) thermal resistance	71	49	
θ_{JB}	Junction-to-board thermal resistance	26	63	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.0	3.6	C/VV
ΨЈВ	Junction-to-board characterization parameter	26	62	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			VAI	UNIT		
			MIN	MAX		
	VDD to GND		-0.3	4		
Voltage range	V _I , Input volta	ige .	VSS - 0.3	VDD + 0.3	V	
	MUTE to GNE)	-0.3	VDD + 0.3		
Taranaratura	Maximum ope	rating junction temperature range, T _J	-40	150		
Temperature	Storage temper	erature	-65	150	°C	
Electrostatic discharge (F	HBM) QSS	OUT_L, OUT_R	8	3	kV	
009-105 (JESD22-A114)		All other pins		2		

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range unless otherwise noted

			MIN	NOM	MAX	UNIT
VDD	Supply voltage	DC supply voltage	3.0	3.3	3.6	V
R_{L}			600	10k		Ω
V_{IL}	Low-level input voltage	MUTE	38	40	43	%VDD
V_{IH}	High-level input voltage	MUTE	57	60	66	%VDD
T _A	Free-air temperature		-0	25	85	°C



ELECTRICAL CHARACTERISTICS

VDD = 3.3V, R_{LD} = 5 k Ω , T_A = 25°C, Charge pump: C_{CP} = 1 μ F, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OS}	Output offset voltage	VDD = 3.3 V, input ac-coupled		0.5	1	mV
PSRR	Power-supply rejection ratio		70	80		dB
V _{OH}	High-level output voltage	VDD = 3.3 V	3.1			V
V _{OL}	Low-level output voltage	VDD = 3.3 V			-3.05	V
Vuvp_on	VDD, undervoltage detection				2.8	V
Vuvp_hysteresis	VDD, undervoltage detection, hysteresis			200		mV
F _{CP}	Charge-pump switching frequency			350		kHz
I _{IH}	High-level input current, MUTE	VDD = 3.3 V, V _{IH} = VDD			1	μA
I _{IL}	Low-level input current, MUTE	VDD = 3.3 V, V _{IL} = 0 V			1	μA
I _(VDD)	Supply current, no load	VDD, MUTE = 3.3 V		18		mA
	Supply current, MUTED	VDD = 3.3 V, MUTE = GND		18		mA
T _{SD}	Thermal shutdown			150		°C
	Thermal shutdown hysteresis			15		°C

ELECTRICAL CHARACTERISTICS, LINE DRIVER

VDD = 3.3 V, R_{LOAD} = 10 k Ω , T_A = 25°C, Charge pump: C_{CP} = 1 μ F, 1× gain select (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
Vo	Output voltage, outputs in phase	1% THD+N, f = 1 kHz, 10 -kΩ load	2.2	V_{rms}
THD+N	Total harmonic distortion plus noise	$f = 1 \text{ kHz}$, 10-kΩ load, $V_O = 2 \text{ V}_{rms}$	0.007%	
SNR	Signal-to-noise ratio	A-weighted, AES17 filter, 2 V _{rms} ref	105	dB
DNR	Dynamic range	A-weighted, AES17 filter, 2 V _{rms} ref	105	dB
Vn	Noise voltage	A-weighted, AES17 filter	12	μV
Zo	Output impedance when muted	MUTE = GND	0.07 1	Ω
	Input-to-output attenuation when muted	1 Vrms, 1-kHz input	80	dB
	Slew rate		4.5	V/µs
G _{BW}	Unity-gain bandwidth		8	MHz
	Crosstalk – Line L-R and R-L	10-kΩ load, V _O = 2 Vrms	-91	dB
I _{limit}	Current limit	VDD = 3.3 V	25	mA



PROGRAMMABLE GAIN SETTINGS(1)(2)

VDD = 3.3 V, R_{load} = 10 k Ω , T_A = 25°C, Charge pump: C_{CP} = 1 μF , 1× gain select, unless otherwise noted


	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
R_Tol	Gain programming resistor tolerance			2%	
ΔA_{V}	Gain matching	Between left and right channels	0.25		dB
	Gain step tolerance		0.1		dB
	Gain steps	Gain resistor 2% tolerance 249k or higher 82k5 51k1 34k8 27k4 20k5 15k4 11k5 9k09 7k50 6k19 5k11 4k22	-2 -1 -1.5 -2.3 -2.5 -3 -3.5 -4 -5 -5.6 -6.4 -8.3 -10		V/V
	Input impedance	Gain resistor 2% tolerance 249k or higher 82k5 51k1 34k8 27k4 20k5 15k4 11k5 9k09 7k50 6k19 5k11 4k22	37 55 44 33 31 28 24 22 18 17 15 12		kΩ

⁽¹⁾ If the GAIN pin is left floating, an internal pullup sets the gain to -2×.
(2) Gain setting is latched during power up.



TYPICAL CHARACTERISTICS, LINE DRIVER

 $V_{DD} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, $R_L = 2.5 \text{ k}\Omega$, $C_{PUMP} = C_{(VSS)} = 1 \text{ }\mu\text{F}$, Gain = -2 V/V (unless otherwise noted)



THD+N vs OUTPUT VOLTAGE 3.3 V, 600 Ω load, 1 kHz






Figure 2.

THD+N vs FREQUENCY 3.3 V, 10 kΩ load, 2 Vrms



CHANNEL SEPARATION 3.3 V, 5 k Ω load, 2 Vrms, Blue L to R, Red R to L



Blue: 10-µF ceramic ac-coupling capacitor.

Red: 10-µF electrolytic ac-coupling capacitor


Figure 3.

Figure 4.



TYPICAL CHARACTERISTICS, LINE DRIVER (continued)

 $V_{DD} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, R_L = 2.5 \text{ k}\Omega, C_{PUMP} = C_{(VSS)} = 1 \text{ }\mu\text{F}, Gain = -2V/V (unless otherwise noted)$







Figure 5.

Figure 6.





APPLICATION INFORMATION

LINE DRIVER AMPLIFIERS

Single-supply line-driver amplifiers typically require dc-blocking capacitors. The top drawing in Figure 8 illustrates the conventional line-driver amplifier connection to the load and output signal.

DC blocking capacitors are often large in value, and a mute circuit is needed during power up to minimize click and pop. The output capacitor and mute circuit consume PCB area and increase cost of assembly, and can reduce the fidelity of the audio output signal.




Figure 8. Conventional and DirectPath Line Driver

The DirectPath amplifier architecture operates from a single supply but makes use of an internal charge pump to provide a negative voltage rail.

Combining the user-provided positive rail and the negative rail generated by the IC, the device operates in what is effectively a split supply mode.

The output voltages are now centered at zero volts with the capability to swing to the positive rail or negative rail. Combining this with the built-in click- and pop-reduction circuit, the DirectPath amplifier requires no output dc-blocking capacitors.

The bottom block diagram and waveform of Figure 8 illustrate the ground-referenced line-driver architecture. This is the architecture of the DRV612.

Copyright © 2010-2011, Texas Instruments Incorporated



COMPONENT SELECTION

Charge Pump Flying Capacitor and VSS Capacitor

The charge-pump flying capacitor serves to transfer charge during the generation of the negative supply voltage. The VSS capacitor must be at least equal to the charge pump capacitor in order to allow maximum charge transfer. Low-ESR capacitors are an ideal selection, and a value of 1 µF is typical.

Decoupling Capacitors

The DRV612 is a DirectPath line-driver amplifier that requires adequate power-supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. A good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1 μ F, placed as close as possible to the device VDD lead works best. Placing this decoupling capacitor close to the DRV612 is important for the performance of the amplifier. For filtering lower-frequency noise signals, a 10- μ F or greater capacitor placed near the audio power amplifier also helps, but it is not required in most applications because of the high PSRR of this device.

Gain-Setting

The gain setting is programmed with the GAIN pin. Gain setting is latched durning power on. Table 1 lists the gain settings.


NOTE: If gain pin is left unconnected (open) default gain of -2× is selected.

Gain_set RESISTOR GAIN (dB) **INPUT RESISTANCE GAIN** $249 \ k\Omega^{(1)}$ –2× $37 k\Omega$ 6 82k5 -1× 0.0 $55 k\Omega$ 51k1 -1.5× 3.5 44 kΩ 34k8 -2.3× 7.2 $33 k\Omega$ -2.5× 27k4 8 31 $k\Omega$ 20k5 _3× 9.5 $28 \text{ k}\Omega$ -3.5× 10.9 24 kΩ 15k4 11k5 -4.0× 12 $22 k\Omega$ 9k09 -5× 14 $18 k\Omega$ 7k5 -5.6× 15 17 kΩ -6.4× 16.1 $15 \ k\Omega$ 6k19 -8.3× 18.4 5k11 12 kΩ 4k22 –10× 20 $10 \ k\Omega$

Table 1. Gain Settings

Internal Undervoltage Detection

The DRV612 contains an internal precision band-gap reference voltage and a comparator used to monitor the supply voltage, VDD. The internal VDD monitor is set at 2.8 V with 200-mV hysteresis.



⁽¹⁾ or higher



Input-Blocking Capacitors

DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the DRV612. These capacitors block the dc portion of the audio source and allow the DRV612 inputs to be properly biased to provide maximum performance. The input blocking capacitors also limit the dc gain to 1, limiting the dc-offset voltage at the output.

These capacitors form a high-pass filter with the input resistor, R_{IN} . The cutoff frequency is calculated using Equation 1. For this calculation, the capacitance used is the input-blocking capacitor and the resistance is the input resistor chosen from Table 2. Then the frequency and/or capacitance can be determined when one of the two values is given.

$$fc_{IN} = \frac{1}{2\pi R_{IN} C_{IN}}$$
 or $C_{IN} = \frac{1}{2\pi fc_{IN} R_{IN}}$ (1)

For a fixed cutoff frequency of 2 Hz, the size of the input capacitance is shown in Table 2 with the capacitors rounded up to nearest E6 values. For 20-Hz cutoff, simply divide the capacitor values with 10; e.g., for 1× gain, 150 nF is needed.

rabio 2. input capacitor for 2 increm cam and care.								
Gain_set RESISTOR	GAIN	Gain (dB)	INPUT RESISTANCE	2 Hz Cutoff				
249 kΩ	–2 ×	6	37 kΩ	2.2 µF				
82k5	−1 ×	0.0	55 kΩ	1.5 µF				
51k1	-1.5×	3.5	44 kΩ	2.2 µF				
34k8	-2.3×	7.2	33 kΩ	3.3 µF				
27k4	-2.5×	8	31 kΩ	3.3 µF				
20k5	-3×	9.5	28 kΩ	3.3 µF				
15k4	-3.5×	10.9	24 kΩ	3.3 µF				
11k5	_4×	12	22 kΩ	4.7 µF				
9k09	-5×	14	18 kΩ	4.7 µF				
7k5	-5.6×	15	17 kΩ	4.7 µF				
6k19	-6.4×	16.1	15 kΩ	6.8 µF				
5k11	-8.3×	18.4	12 kΩ	6.8 µF				
4k22	-10×	20	10 kΩ	10 μF				

Table 2. Input Capacitor for Different Gain and Cutoff

Pop-Free Power Up

Pop-free power up is ensured by keeping the $\overline{\text{MUTE}}$ pin low during power-supply ramp-up and -down. The pins should be kept low until the input ac-coupling capacitors are fully charged before asserting the $\overline{\text{MUTE}}$ pin high, this way proper pre-charge of the ac-coupling is performed and pop-less power up is achieved. Figure 9 illustrates the preferred sequence.




Figure 9. Power-Up/Down Sequence

Copyright © 2010–2011, Texas Instruments Incorporated



CAPACITIVE LOAD

The DRV612 has the ability to drive a high capacitive load up to 220 pF directly. Higher capacitive loads can be accepted by adding a series resistor of 47 Ω or larger for the line driver output.

LAYOUT RECOMMENDATIONS

A proposed layout for the DRV612 can be seen in the DRV612EVM User's Guide (SLOU248), and the Gerber files can be downloaded from http://focus.ti.com/docs/toolsw/folders/print/DRV612evm.html. To access this information, open the DRV612 product folder and look in the Tools and Software folder.

Ground traces are recommended to be routed as a star ground to minimize hum interference. VDD, VSS decoupling capacitors and the charge-pump capacitors should be connected with short traces.



FOOTPRINT COMPATIBLE WITH TPA6139A2

The DRV612 stereo line driver is pin compatible with the headphone amplifier TPA6139A2. Therefore, a single PCB layout can be used with stuffing options for different board configurations.




Figure 10. Single-Ended Input and Output, Gain Set to -1.5×



REVISION HISTORY

Cł	nanges from Original (December 2010) to Revision A	Page
•	Added the QFN pinout drawing	2
•	Added the QFN device To the PIN FUNCTIONS table	2
•	Changed the Abs Max Storage Temp From: MIN = -40 To: MIN = -65	4
•	Changed the Gain resistor 2% tolerance values in the Programmable Gain Settings table For Gain Steps and Input Impedance	
•	Changed Note 1 of the PROGRAMMABLE GAIN SETTINGS table From: If pin 12, GAIN, is left floating To: If the GAIN pin is left floating	6
•	Changed From: $C_{PUMP} = C_{(VSS)} = 10 \ \mu F$ To: $C_{PUMP} = C_{(VSS)} = 1 \ \mu F$ in the Typical Characteristics condition text	7
•	Changed the Gain_set RESISTOR values in Table 1	10
•	Changed the Gain_set RESISTOR values in Table 2	11
•	Removed references to DRV614 from the FOOTPRINT COMPATIBLE WITH TPA6139A2 secton	13
Cł	nanges from Revision A (February 2011) to Revision B	Page
•	Deleted the Product Preview note from the RGT package	3
•	Changed R_{IN} = 10 k Ω , R_{fb} = 20 k Ω To Gain = -2V/V in the Typical Characteristics condition text	7





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	_	Eco Plan	Lead/Ball Finish	•	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
DRV612PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV612	Samples
DRV612PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV612	Samples
DRV612RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	D612	Samples
DRV612RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	D612	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.






11-Apr-2013

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV612PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV612RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
DRV612RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 26-Jan-2013



*All dimensions are nominal

7 til dillionono di o momina								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DRV612PWR	TSSOP	PW	14	2000	367.0	367.0	35.0	
DRV612RGTR	QFN	RGT	16	3000	367.0	367.0	35.0	
DRV612RGTT	QFN	RGT	16	250	210.0	185.0	35.0	

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



RGT (S-PVQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD 3,15 2,85 - A В 3,15 2,85 PIN 1 INDEX AREA TOP AND BOTTOM 0,20 REF. SEATING PLANE 0,08 0,05 0,00 Ċ 16 THERMAL PAD SIZE AND SHAPE SHOWN ON SEPARATE SHEET

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

12

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

13

- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

16X $\frac{0,30}{0,18}$

0,50

0,10 M C A B 0,05 M C

4203495/H 10/11

F. Falls within JEDEC MO-220.



RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206349-9/T 05/13

NOTE: All linear dimensions are in millimeters



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>