



CSD86350Q5D

SLPS223E - MAY 2010-REVISED OCTOBER 2011

www.ti.com

# Synchronous Buck NexFET<sup>™</sup> Power Block

# FEATURES


- Half-Bridge Power Block
- 90% system Efficiency at 25A
- Up To 40A Operation
- High Frequency Operation (Up To 1.5MHz)
- High Density SON 5-mm × 6-mm Footprint
- Optimized for 5V Gate Drive
- Low Switching Losses
- Ultra Low Inductance Package
- RoHS Compliant
- Halogen Free
- Pb-Free Terminal Plating

# **APPLICATIONS**

- Synchronous Buck Converters
  - High Frequency Applications
  - High Current, Low Duty Cycle Applications
- Multiphase Synchronous Buck Converters
- POL DC-DC Converters
- IMVP, VRM, and VRD Applications


# DESCRIPTION

The CSD86350Q5D NexFET<sup>™</sup> power block is an optimized design for synchronous buck applications offering high current, high efficiency, and high frequency capability in a small 5-mm × 6-mm outline. Optimized for 5V gate drive applications, this product offers a flexible solution capable of offering a high density power supply when paired with any 5V gate drive from an external controller/driver.



### **ORDERING INFORMATION**

Device	Package	Media	Qty	Ship
CSD86350Q5D	SON 5-mm × 6-mm Plastic Package	13-Inch Reel	2500	Tape and Reel



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NexFET is a trademark of Texas Instruments.

#### SLPS223E - MAY 2010 - REVISED OCTOBER 2011

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$  (unless otherwise noted) <sup>(1)</sup>

Parameter	Conditions	VALUE	UNIT
	V <sub>IN</sub> to P <sub>GND</sub>	-0.8 to 25	V
Voltage range	T <sub>G</sub> to T <sub>GR</sub>	-8 to 10	V
	B <sub>G</sub> to P <sub>GND</sub>	-8 to 10	V
Pulsed Current Rating, IDM		120	А
Power Dissipation, P <sub>D</sub>		13	W
Avelanska Francis F	Sync FET, I <sub>D</sub> = 100A, L = 0.1mH	500	
Avalanche Energy E <sub>AS</sub>	Control FET, $I_D = 58A$ , $L = 0.1mH$	168	mJ
Operating Junction and Sto	rage Temperature Range, T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS**

 $T_A = 25^\circ$  (unless otherwise noted)

Parameter	Conditions	MIN	MAX	UNIT
Gate Drive Voltage, V <sub>GS</sub>		4.5	8	V
Input Supply Voltage, VIN			22	V
Switching Frequency, f <sub>SW</sub>	$C_{BST} = 0.1 \mu F (min)$	200	1500	kHz
Operating Current			40	А
Operating Temperature, T <sub>J</sub>			125	°C

# POWER BLOCK PERFORMANCE

 $T_A = 25^\circ$  (unless otherwise noted)

Parameter	Conditions	MIN	TYP	MAX	UNIT
Power Loss, P <sub>LOSS</sub> <sup>(1)</sup>	$ \begin{array}{l} V_{IN} = 12V,  V_{GS} = 5V, \\ V_{OUT} = 1.3V,  I_{OUT} = 25A, \\ f_{SW} = 500 \text{kHz}, \\ L_{OUT} = 0.3 \mu\text{H},  \text{T}_{J} = 25^{\circ}\text{C} \end{array} $		2.8		W
V <sub>IN</sub> Quiescent Current, I <sub>QVIN</sub>	$T_G$ to $T_{GR} = 0V$ B <sub>G</sub> to P <sub>GND</sub> = 0V		10		μA

(1) Measurement made with six 10µF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across VIN to PGND pins and using a high current 5V driver IC.

# THERMAL INFORMATION

 $T_A = 25^{\circ}C$  (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
D	Junction to ambient thermal resistance (Min Cu) (1)(2)			102	
$R_{ extsf{ heta}JA}$	Junction to ambient thermal resistance (Max Cu) <sup>(1)(2)</sup>			50	°C/W
Р	Junction to case thermal resistance (Top of package) <sup>(2)</sup>			20	C/W
$R_{\theta JC}$	Junction to case thermal resistance (P <sub>GND</sub> Pin) <sup>(2)</sup>			2	

 Device mounted on FR4 material with 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>) Cu.
R<sub>θJC</sub> is determined with the device mounted on a 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2 oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 board. R<sub>θJC</sub> is specified by design while R<sub>θJA</sub> is determined by the user's board design.



SLPS223E - MAY 2010 - REVISED OCTOBER 2011


www.ti.com

# **ELECTRICAL CHARACTERISTICS**


 $T_A = 25^{\circ}C$  (unless otherwise stated)

	DADAMETER	TEST CONDITIONS	Q1 C	ontrol FE	rol FET Q2 Sync FET				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Static Cha	aracteristics								
BV <sub>DSS</sub>	Drain to Source Voltage	$V_{GS} = 0V, I_{DS} = 250 \mu A$	25			25			V
I <sub>DSS</sub>	Drain to Source Leakage Current	$V_{GS} = 0V, V_{DS} = 20V$			1			1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{DS} = 0V, V_{GS} = +10 / -8$			100			100	nA
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{DS}=V_{GS},I_{DS}=250\mu A$	0.9	1.4	2.1	0.9	1.1	1.6	V
Z <sub>DS(on)</sub>	Drain to Source On Impedance	$ \begin{array}{l} V_{IN} = 12V,  V_{DD} = 5V, \\ V_{OUT} = 1.3V,  I_{OUT} = 25A, \\ f_{SW} = 500 \text{kHz},  L_{OUT} = 0.3 \\ \mu\text{H} \end{array} $		5			1.1		mΩ
<b>g</b> <sub>fs</sub>	Transconductance	$V_{DS} = 10V, I_{DS} = 20A$		103			132		S
Dynamic	Characteristics								
CISS	Input Capacitance (1)			1440	1870		3080	4000	pF
C <sub>OSS</sub>	Output Capacitance (1)	$V_{GS} = 0V, V_{DS} = 12.5V,$		645	840		1550	2015	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance <sup>(1)</sup>	f = 1MHz		22	29		45	59	pF
R <sub>G</sub>	Series Gate Resistance (1)			1.4	2.8		1.4	2.8	Ω
Qg	Gate Charge Total (4.5V)			8.2	10.7		19.4	25	nC
Q <sub>gd</sub>	Gate Charge - Gate to Drain	V <sub>DS</sub> = 12.5V,		1			2.5		nC
Q <sub>gs</sub>	Gate Charge - Gate to Source	I <sub>DS</sub> = 20A		3.2			5.1		nC
Q <sub>g(th)</sub>	Gate Charge at Vth			1.9			2.8		nC
Q <sub>OSS</sub>	Output Charge	$V_{DS} = 12V, V_{GS} = 0V$		9.9			28		nC
t <sub>d(on)</sub>	Turn On Delay Time			8			9		ns
t <sub>r</sub>	Rise Time	V <sub>DS</sub> = 12.5V, V <sub>GS</sub> = 4.5V,		21			23		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_{DS} = 20A, R_G = 2\Omega$		9			24		ns
t <sub>f</sub>	Fall Time			2.3			21		ns
Diode Ch	aracteristics				L			1	
V <sub>SD</sub>	Diode Forward Voltage	$I_{DS} = 20A, V_{GS} = 0V$		0.85	1		0.77	1	V
Q <sub>rr</sub>	Reverse Recovery Charge	$V_{dd} = 12V, I_F = 20A,$		16			40		nC
t <sub>rr</sub>	Reverse Recovery Time	di/dt = 300A/µs		22			32		ns

(1) Specified by design




Max  $R_{\theta JA} = 50^{\circ}C/W$ when mounted on 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>) of 2-oz. (0.071-mm thick) Cu.



Max  $R_{\theta,JA} = 102^{\circ}C/W$ when mounted on minimum pad area of 2-oz. (0.071-mm thick) Cu.

#### SLPS223E - MAY 2010 - REVISED OCTOBER 2011





(1) The Typical Power Block System Characteristic curves are based on measurements made on a PCB design with dimensions of 4.0" (W) × 3.5" (L) x 0.062" (H) and 6 copper layers of 1 oz. copper thickness. See Application Section for detailed explanation.

0

#### 4




SLPS223E - MAY 2010 - REVISED OCTOBER 2011



#### www.ti.com

### **TYPICAL POWER BLOCK DEVICE CHARACTERISTICS (continued)**

 $T_J = 125^{\circ}C$ , unless stated otherwise.







Figure 6. Normalized Power Loss vs Switching Frequency









Figure 9. Normalized Power Loss vs. Output Inductance

TEXAS INSTRUMENTS

www.ti.com

SLPS223E - MAY 2010-REVISED OCTOBER 2011




6



SLPS223E - MAY 2010 - REVISED OCTOBER 2011

## **TYPICAL POWER BLOCK MOSFET CHARACTERISTICS (continued)**

 $T_A = 25^{\circ}C$ , unless stated otherwise.





TEXAS INSTRUMENTS


www.ti.com

### **TYPICAL POWER BLOCK MOSFET CHARACTERISTICS (continued)**

 $T_A = 25^{\circ}C$ , unless stated otherwise.










Figure 27. Sync MOSFET Unclamped Inductive Switching

8




SLPS223E - MAY 2010 - REVISED OCTOBER 2011

## **APPLICATION INFORMATION**


### **Equivalent System Performance**

Many of today's high performance computing systems require low power consumption in an effort to reduce system operating temperatures and improve overall system efficiency. This has created a major emphasis on improving the conversion efficiency of today's Synchronous Buck Topology. In particular, there has been an emphasis in improving the performance of the critical Power Semiconductor in the Power Stage of this Application (see Figure 28). As such, optimization of the power semiconductors in these applications, needs to go beyond simply reducing R<sub>DS(ON)</sub>.





The CSD86350Q5D is part of TI's Power Block product family which is a highly optimized product for use in a synchronous buck topology requiring high current, high efficiency, and high frequency. It incorporates TI's latest generation silicon which has been optimized for switching performance, as well as minimizing losses associated with  $Q_{GD}$ ,  $Q_{GS}$ , and  $Q_{RR}$ . Furthermore, TI's patented packaging technology has minimized losses by nearly eliminating parasitic elements between the Control FET and Sync FET connections (see Figure 29). A key challenge solved by TI's patented packaging technology is the system level impact of Common Source Inductance (CSI). CSI greatly impedes the switching characteristics of any MOSFET which in turn increases switching losses and reduces system efficiency. As a result, the effects of CSI need to be considered during the MOSFET selection process. In addition, standard MOSFET switching loss equations used to predict system efficiency need to be modified in order to account for the effects of CSI. Further details behind the effects of CSI and modification of switching loss equations are outlined in TI's Application Note SLPA009.




# CSD86350Q5D



www.ti.com

#### SLPS223E - MAY 2010 - REVISED OCTOBER 2011

The combination of TI's latest generation silicon and optimized packaging technology has created a benchmarking solution that outperforms industry standard MOSFET chipsets of similar  $R_{DS(ON)}$  and MOSFET chipsets with lower  $R_{DS(ON)}$ . Figure 30 and Figure 31 compare the efficiency and power loss performance of the CSD86350Q5D versus industry standard MOSFET chipsets commonly used in this type of application. This comparison purely focuses on the efficiency and generated loss of the power semiconductors only. The performance of CSD86350Q5D clearly highlights the importance of considering the Effective AC On-Impedance ( $Z_{DS(ON)}$ ) during the MOSFET selection process of any new design. Simply normalizing to traditional MOSFET  $R_{DS(ON)}$  specifications is not an indicator of the actual in-circuit performance when using TI's Power Block technology.



The chart below compares the traditional DC measured  $R_{DS(ON)}$  of CSD86350Q5D versus its  $Z_{DS(ON)}$ . This comparison takes into account the improved efficiency associated with TI's patented packaging technology. As such, when comparing TI's Power Block products to individually packaged discrete MOSFETs or dual MOSFETs in a standard package, the in-circuit switching performance of the solution must be considered. In this example, individually packaged discrete MOSFETs or dual MOSFETs in a standard package discrete MOSFETs or dual MOSFETs in a standard package would need to have DC measured  $R_{DS(ON)}$  values that are equivalent to CSD86350Q5D's  $Z_{DS(ON)}$  value in order to have the same efficiency performance at full load. Mid to light-load efficiency will still be lower with individually packaged discrete MOSFETs in a standard package.

### Comparison of R<sub>DS(ON)</sub> vs. Z<sub>DS(ON)</sub>

Parameter	HS		LS	
Parameter	Тур	Max	Тур	Max
Effective AC On-Impedance $Z_{DS(ON)}$ (V <sub>GS</sub> = 5V)	5	-	1.1	-
DC Measured $R_{DS(ON)}$ (V <sub>GS</sub> = 4.5V)	5	6.6	2	2.7



The CSD86350Q5D NexFET<sup>™</sup> power block is an optimized design for synchronous buck applications using 5V gate drive. The Control FET and Sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a new rating method is needed which is tailored towards a more systems centric environment. System level performance curves such as Power Loss, Safe Operating Area, and normalized graphs allow engineers to predict the product performance in the actual application.

### Power Loss Curves

MOSFET centric parameters such as  $R_{DS(ON)}$  and  $Q_{gd}$  are needed to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 1 plots the power loss of the CSD86350Q5D as a function of load current. This curve is measured by configuring and running the CSD86350Q5D as it would be in the final application (see Figure 32). The measured power loss is the CSD86350Q5D loss and consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

 $(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW_{AVG}} \times I_{OUT}) = Power Loss$ 

(1)

The power loss curve in Figure 1 is measured at the maximum recommended junction temperatures of 125°C under isothermal test conditions.

### Safe Operating Curves (SOA)

The SOA curves in the CSD86350Q5D data sheet provides guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 3 to Figure 5 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4" (W) x 3.5" (L) x 0.062" (T) and 6 copper layers of 1 oz. copper thickness.

### Normalized Curves

The normalized curves in the CSD86350Q5D data sheet provides guidance on the Power Loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change is system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the Power Loss curve and the change in temperature is subtracted from the SOA curve.




Figure 32. Typical Application

### SLPS223E - MAY 2010 - REVISED OCTOBER 2011



www.ti.com

# **Calculating Power Loss and SOA**

The user can estimate product loss and SOA boundaries by arithmetic means (see Design Example). Though the Power Loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure will outline the steps the user should take to predict product performance for any set of system conditions.

### **Design Example**

Operating Conditions:

- Output Current = 25A
- Input Voltage = 7V
- Output Voltage = 1V
- Switching Frequency = 800kHz
- Inductor = 0.2µH

### **Calculating Power Loss**

- Power Loss at 25A = 3.5W (Figure 1)
- Normalized Power Loss for input voltage ≈ 1.07 (Figure 7)
- Normalized Power Loss for output voltage ≈ 0.95 (Figure 8)
- Normalized Power Loss for switching frequency ≈ 1.11 (Figure 6)
- Normalized Power Loss for output inductor ≈ 1.07 (Figure 9)
- Final calculated Power Loss = 3.5W x 1.07 x 0.95 x 1.11 x 1.07 ≈ 4.23W

### **Calculating SOA Adjustments**

- SOA adjustment for input voltage ≈ 2°C (Figure 7)
- SOA adjustment for output voltage ≈ -1.3°C (Figure 8)
- SOA adjustment for switching frequency ≈ 2.8°C (Figure 6)
- SOA adjustment for output inductor ≈ 1.6°C (Figure 9)
- Final calculated SOA adjustment = 2 + (-1.3) + 2.8 + 1.6 ≈ 5.1°C

In the design example above, the estimated power loss of the CSD86350Q5D would increase to 4.23W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 5.1°C. Figure 33 graphically shows how the SOA curve would be adjusted accordingly.

- 1. Start by drawing a horizontal line from the application current to the SOA curve.
- 2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
- 3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 5.1°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.




Figure 33. Power Block SOA



#### SLPS223E - MAY 2010-REVISED OCTOBER 2011

### **RECOMMENDED PCB DESIGN OVERVIEW**

There are two key system-level parameters that can be addressed with a proper PCB design: Electrical and Thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. A brief description on how to address each parameter is provided.

### **Electrical Performance**

The Power Block has the ability to switch voltages at rates greater than 10kV/µs. Special care must be then taken with the PCB layout design and placement of the input capacitors, Driver IC, and output inductor.

- The placement of the input capacitors relative to the Power Block's VIN and PGND pins should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the VIN and PGND pins (see Figure 34). The example in Figure 34 uses 6x10µF ceramic capacitors (TDK Part # C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the Power Block, C5, C7, C19, and C8 should follow in order.
- The Driver IC should be placed relatively close to the Power Block Gate pins. T<sub>G</sub> and B<sub>G</sub> should connect to the outputs of the Driver IC. The T<sub>GR</sub> pin serves as the return path of the high-side gate drive circuitry and should be connected to the Phase pin of the IC (sometimes called LX, LL, SW, PH, etc.). The bootstrap capacitor for the Driver IC will also connect to this pin.
- The switching node of the output inductor should be placed relatively close to the Power Block VSW pins. Minimizing the node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. In the event the switch node waveform exhibits ringing that reaches undesirable levels, the use of a Boost Resistor or RC snubber can be an effective way to easily reduce the peak ring level. The recommended Boost Resistor value will range between 1.0 Ohms to 4.7 Ohms depending on the output characteristics of Driver IC used in conjunction with the Power Block. The RC snubber values can range from 0.5 Ohms to 2.2 Ohms for the R and 330pF to 2200pF for the C. Please refer to TI App Note SLUP100 for more details on how to properly tune the RC snubber values. The RC snubber should be placed as close as possible to the Vsw node and PGND see Figure 34<sup>(1)</sup>
- (1) Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri Rolla



# Thermal Performance

The Power Block has the ability to utilize the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in Figure 34 uses vias with a 10 mil drill hole and a 16 mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.





Figure 34. Recommended PCB Layout (Top Down View)





SLPS223E - MAY 2010-REVISED OCTOBER 2011

# **MECHANICAL DATA**


# **Q5D Package Dimensions**







Side View



**Top View** 

Front View

Pi	nout
Position	Designation
Pin 1	V <sub>IN</sub>
Pin 2	V <sub>IN</sub>
Pin 3	T <sub>G</sub>
Pin 4	T <sub>GR</sub>
Pin 5	B <sub>G</sub>
Pin 6	V <sub>SW</sub>
Pin 7	V <sub>SW</sub>
Pin 8	V <sub>SW</sub>
Pin 9	P <sub>GND</sub>

M0187-01


DIM	MILLI	METERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
а	1.40	1.5	0.055	0.059	
b	0.360	0.460	0.014	0.018	
С	0.150	0.250	0.006	0.010	
c1	0.150	0.250	0.006	0.010	
d	1.630	1.730	0.064	0.068	
d1	0.280	0.380	0.011	0.015	
d2	0.200	0.300	0.008	0.012	
d3	0.291	0.391	0.012	0.015	
D1	4.900	5.100	0.193	0.201	
D2	4.269	4.369	0.168	0.172	
E	4.900	5.100	0.193	0.201	
E1	5.900	6.100	0.232	0.240	
E2	3.106	3.206	0.122	0.126	
е	1.2	7 TYP	0.050		
f	0.396	0.496	0.016	0.020	
L	0.510	0.710	0.020	0.028	
θ	0.00				
К	0.	812	0.032		



SLPS223E - MAY 2010-REVISED OCTOBER 2011


www.ti.com

### Land Pattern Recommendation



NOTE: Dimensions are in mm (inches).

## **Stencil Recommendation**



NOTE: Dimensions are in mm (inches).


For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.



#### SLPS223E - MAY 2010-REVISED OCTOBER 2011

### www.ti.com

### **Q5D Tape and Reel Information**



#### A0 = 5.30 ±0.10 B0 = 6.50 ±0.10 K0 = 1.90 ±0.10

NOTES: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2

- 2. Camber not to exceed 1mm in 100mm, noncumulative over 250mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm, unless otherwise specified.
- 5. Thickness: 0.30 ±0.05mm
- 6. MSL1 260°C (IR and convection) PbF reflow compatible

### **REVISION HISTORY**

#### Changes from Original (May 2010) to Revision A

# Changed graph title From: TYPICAL EFFICIENCY vs POWER LOSS To: TYPICAL POWER BLOCK EFFICIENCY and POWER LOSS ...... 1

#### Changes from Revision A (May 2010) to Revision B

•	Updated Figure 6	5
•	Updated Figure 7	5
•	Updated Figure 8	5
•	Updated Figure 9	5

#### Changes from Revision B (September 2010) to Revision C

### Changes from Revision C (November 2010) to Revision D

•	Replace R <sub>DS(on)</sub> with Z <sub>DS(on)</sub>	3
•	Added Equivalent System Performance section	9
•	Added Electrical Performance bullet	13

Copyright © 2010-2011, Texas Instruments Incorporated

M0191-01

Page

Page

### Page

Page

SLPS223E - MAY 2010-REVISED OCTOBER 2011

Cł	hanges from Revision D (September 2011) to Revision E	Page
•	Changed "DIM a" Millimeter Max value From: 1.55 To: 1.5 and Inches Max value From: 0.061 To: 0.059	15



www.ti.com

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD86350Q5D	SON	DQY	8	2500	330.0	12.8	5.3	6.5	1.9	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

30-May-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD86350Q5D	SON	DQY	8	2500	410.0	65.0	35.0

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated