# RAD-TOLERANT CLASS-V, CURRENT-MODE PWM CONTROLLER

Check for Samples: UC1846-SP

FEATURES

- **QML-V Qualified, SMD 5962-86806**
- **Rad-Tolerant: 30 kRad (Si) TID** [1]
- **Automatic Feed-Forward Compensation**
- **Programmable Pulse-by-Pulse Current Limiting**
- **Automatic Symmetry Correction in Push-Pull Configuration**
- **Enhanced Load Response Characteristics**
- **Parallel-Operation Capability for Modular Power Systems**
- **Differential Current-Sense Amplifier With Wide Common-Mode Range**
- **Double-Pulse Suppression**
- **500-mA (Peak) Totem-pole Outputs**
- **±1% Bandgap Reference**
- **Undervoltage Lockout**
- **Soft-Start Capability**
- **Shutdown Terminal**
- **500-kHz Operation**

**FK PACKAGE
(TOP VIEW)**

Pin	Signal
4	C/S−
5	C/S+
6	NC
7	E/A+
8	E/A−
3	V_REF
2	C/L SS
1	NC
20	Shutdown
19	V_IN
18	B Out
17	V_C
16	NC
15	Gnd
14	A Out
9	Comp
10	C_T
11	NC
12	R_T
13	Sync

**J OR W PACKAGE
(TOP VIEW)**

Pin	Signal	Pin	Signal
1	C/L SS	16	Shutdown
2	V_REF	15	V_IN
3	C/S−	14	B Out
4	C/S+	13	V_C
5	E/A+	12	Gnd
6	E/A−	11	A Out
7	Comp	10	Sync
8	C_T	9	R_T

(1) Radiation tolerance is a typical value based upon initial device qualification with dose rate = 10 mrad/sec. Radiation Lot Acceptance Testing is available - contact factory for details.

DESCRIPTION

The UC1846 control devices provide all of the necessary features to implement fixed frequency, current mode control schemes while maintaining a minimum external parts count. The superior performance of this technique can be measured in improved line regulation, enhanced load response characteristics, and a simpler, easier-to-design control loop. Topological advantages include inherent pulse-by-pulse current limiting capability, automatic symmetry correction for push-pull converters, and the ability to parallel "power modules" while maintaining equal current sharing.

Protection circuitry includes built-in under-voltage lockout and programmable current limit in addition to soft start capability. A shutdown function is also available which can initiate either a complete shutdown with automatic restart or latch the supply off.

Other features include fully latched operation, double-pulse suppression, deadline adjust capability, a ±1% trimmed bandgap reference, and low outputs in the OFF state.

UC1846-SP

ORDERING INFORMATION[(1)]

T$_A$	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
−55°C to 125°C	CDIP – J	5962-8680603VEA	UC1846J-SP
	CFP - W	5962-8680603VFA	UC1846W-SP
	LCCC – FK	5962-8680603V2A	UC1846FK-SP

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

BLOCK DIAGRAM

NOTE: Pin numbers shown are for the J package.

Product Folder Link(s): *UC1846-SP*

ABSOLUTE MAXIMUM RATINGS[1] [2]

over operating free-air temperature range (unless otherwise noted)

V_{CC}	Supply voltage		40 V
	Collector supply voltage		40 V
I_O	Output current, source or sink		500 mA
V_I	Analog input voltage (C/S-, C/S+, E/A+, E/A-, Shutdown)		–0.3 V to V_{IN}
	Reference output current		–30 mA
	Sync output current		–5 mA
	Error amplifier output current		–5 mA
	Soft-start sink current		50 mA
	Oscillator charging current		5 mA
T_J	Junction temperature	J package	9.6°C/W
		W package	8.2°C/W
		FK package	9.4°C/W
T_{Jmax}	Maximum junction temperature		150°C
T_{stg}	Storage temperature range		–65°C to 150°C
T_{lead}	Lead temperature (soldering, 10 seconds)		300°C

(1)   Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)   All voltages are with respect to ground. Currents are positive into, negative out of the specified terminal.

ELECTRICAL CHARACTERISTICS

V_{IN} = 15 V, R_T = 10kΩ, C_T = 4.7 nF, T_A = T_J = –55°C to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference Section					
Output voltage	T_J = 25°C, I_O = 1 mA	5.04	5.10	5.16	V
Line regulation	V_{IN} = 8 V to 40 V		5	20	mV
Load regulation	I_L = 1 mA to 10 mA		3	15	mV
Temperature stability	Over operating range		0.4		mV/°C
Total output variation	Over line, load, and temperature[1]	5		5.2	V
Output noise voltage	10 Hz ≤ f ≤ 10 kHz, T_J = 25°C[1]		100		μV
Long-term stability	T_J = 125°C, 1000 hr		5		mV
Short-circuit output current	V_{REF} = 0 V	–10	–45		mA
Oscillator Section					
Initial accuracy	T_J = 25°C	39	43	47	kHz
Voltage stability	V_{IN} = 8 V to 40 V		–1	2	%
Temperature stability	Over operating range		–1		%
Sync output high level		3.9	4.35		V
Sync output low level			2.3	2.5	V
Sync input high level	C_T = 0 V	3.9			V
Sync input low level	C_T = 0 V			2.5	V
Sync input current	Sync = 3.9 V, C_T = 0 V		1.3	1.5	mA
Error Amp Section					
Input offset voltage			0.5	5	mV
Input bias current		-1	–0.6		μA
Input offset current			40	250	nA
Common mode range	V_{IN} = 8 V to 40 V	0		V_{IN} – 2	V
Open-loop voltage gain	ΔV_O = 1.2 V to 3 V, V_{CM} = 2 V	80	105		dB

(1)   Parameters ensured by design and/or characterization, if not production tested.

Product Folder Link(s): *UC1846-SP*

ELECTRICAL CHARACTERISTICS (continued)

V_{IN} = 15 V, R_T = 10kΩ, C_T = 4.7 nF, T_A = T_J = –55°C to 125°C (unless otherwise noted)

| PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Unity-gain bandwidth	T_J = 25°C[1]	0.7	1		MHZ
CMRR	V_{CM} = 0 V to 38 V, V_{IN} = 40 V	75	100		dB
PSRR	V_{IN} = 8 V to 40 V	80	105		dB
Output sink current	V_{ID} = -15 mV to -5 V, Comp = 1.2 V	2	6		mA
Output source current	V_{ID} = 15 mV to 5 V, Comp = 2.5 V		–0.5	-0.4	mA
High-level output voltage	R_L = (Comp) 15 kΩ	4.3	4.6		V
Low-level output voltage	R_L = (Comp) 15 kΩ		0.7	1	V
Current Sense Amplifier Section					
Amplifier gain	$V_{C/S-}$ = 0 V, C/L SS open[2] [3]	2.5	2.75	3.1	V/V
Maximum differential input signal ($V_{C/S+}$ – $V_{C/S-}$)	C/L SS open[2], R_L (Comp)= 15 kΩ	1.1	1.2		V
Input offset voltage	$V_{C/L\ SS}$ = 0.5 V, Comp open[2]		5	25	mV
CMRR	V_{CM} = 1 V to 12 V	60	83		dB
PSRR	V_{IN} = 8 V to 40 V	60	84		dB
Input bias current	$V_{C/L\ SS}$ = 0.5 V, Comp open[4]	-10	–2.5		µA
Input offset current	$V_{C/L\ SS}$ = 0.5 V, Comp open[4]		0.08	1	µA
Input common-mode range				V_{IN} – 3	V
Delay to outputs	T_J = 25°C[5]		200	500	ns
Current Limit Adjust Section					
Current limit offset	$V_{C/S-}$ = 0 V, $V_{C/S+}$ = 0 V, Comp open[4]	0.45	0.5	0.55	V
Input bias current	$V_{E/A+}$ = V_{REF}, $V_{E/A-}$ = 0 V	-30	–10		µA
Shutdown Terminal Section					
Threshold voltage		250	350	400	mV
Input voltage range		0		V_{IN}	V
Minimum latching current ($I_{C/S\ SS}$)[6]		3	1.5		mA
Maximum non-latching current ($I_{C/S\ SS}$)[7]			1.5	0.8	mA
Delay to outputs	T_J = 25°C[5]		300	600	ns
Output Section					
Collector-emitter voltage		40			V
Collector leakage current	V_C = 40 V			200	µA
Output low-level voltage	I_{SINK} = 20 mA		0.1	0.4	V
	I_{SINK} = 100 mA		0.4	2.1	V
Output high-level voltage	I_{SOURCE} = 20 mA	13	13.5		V
	I_{SOURCE} = 100 mA	12	13.5		V
Rise time	C_L = 1 nF, T_J = 25°C[5]		50	300	ns
Fall time	C_L = 1 nF, T_J = 25°C[5]		50	300	ns
Undervoltage Lockout Section					
Start-up threshold			7.7	8	V
Threshold hysteresis			0.75		V
Total Standby Current					
Supply current			17	21	mA

(2) Parameter measured at trip point of latch with $V_{E/A+}$ = V_{REF}, $V_{E/A-}$ = 0 V.
(3) Amplifier gain defined as: G = $\Delta V_{Comp}/\Delta V_{C/S+}$; $V_{C/S+}$ = 0 to 1 V.
(4) Parameter measured at trip point of latch with $V_{E/A+}$ = V_{REF}, $V_{E/A-}$ = 0 V.
(5) Parameters ensured by design and/or characterization, if not production tested.
(6) Current into C/S SS required to latch circuit in shutdown state.
(7) Current into C/S SS assured not to latch circuit in shutdown state.

Product Folder Link(s): *UC1846-SP*

APPLICATION INFORMATION

Output deadtime is determined by the external capacitor, C_T, according to the formula: τ_d (μs) $= 145 C_T$ (μf) $\dfrac{I_D}{I_D - \dfrac{3.6}{R_T\ (k\Omega)}}$.

I_D = Oscillator discharge current at 25°C is typically 7.5.

For large values of R_T: τ_d (μs) ≈ $145 C_T$ (μf).

Oscillator frequency is approximated by the formula: f_T (kHz) ≈ $\dfrac{2.2}{R_T\ (k\Omega) \cdot C_T\ (\mu f)}$.

Figure 1. Oscillator Circuit

Error Amplifier can source up to 0.5mA.

Figure 2. Error Amplifier Output Configuration

Figure 3. Error Amplifier Gain and Phase vs Frequency

Product Folder Link(s): *UC1846-SP*

Figure 4. Error Amplifier Open-Logic Gain vs Load Resistance

Slaving allows parallel operation of two or more
units with equal current sharing.

Figure 5. Parallel Operation

Product Folder Link(s): *UC1846-SP*

Peak Current (I_S) is determined by the formula: $I_S = \dfrac{\dfrac{R2\,VREF}{R1 + R2} - 0.5}{3RS}$

Figure 6. Pulse-by-Pulse Current Limiting

If $\dfrac{V_{REF}}{R_1} < 0.8mA$, the shutdown latch will commutate when $I_{SS} = 0.8mA$ and a restart cycle will be initiated.

If $\dfrac{V_{REF}}{R_1} > 3mA$, the device will latch off until power is recycled.

Figure 7. Soft-Start and Shutdown/Restart Functions

A small RC filter may be required in some applications to reduce switch transients. Differential input allows remote, noise free sensing.

Figure 8. Current-Sense Amplifier Connection

Figure 9. Open-Loop Test Circuit

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/ Ball Finish	MSL Peak Temp (3)	Samples (Requires Login)
5962-8680601V2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
5962-8680601VEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
5962-8680603V2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
5962-8680603VEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
5962-8680603VFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1846-SP :

● Catalog: UC1846

● Enhanced Product: UC1846-EP

NOTE: Qualified Version Definitions:

● Catalog - TI's standard catalog product

● Enhanced Product - Supports Defense, Aerospace and Medical Applications

J (R—GDIP—T**)   CERAMIC DUAL IN—LINE PACKAGE
14 LEADS SHOWN

DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	——	——	——	——
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)

B

14   8

0.065 (1,65)
0.045 (1,14)

C

1   7

0.005 (0,13) MIN

0.060 (1,52)
0.015 (0,38)

0.200 (5,08) MAX

Seating Plane

0.130 (3,30) MIN

0.026 (0,66)
0.014 (0,36)

0.100 (2,54)

A

0°—15°

0.014 (0,36)
0.008 (0,20)

4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).
          B. This drawing is subject to change without notice.
          C. This package is hermetically sealed with a ceramic lid using glass frit.
          D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
          E. Falls within MIL STD 1835 GDIP1—T14, GDIP1—T16, GDIP1—T18 and GDIP1—T20.

W (R–GDFP–F16)   CERAMIC DUAL FLATPACK

Base and Seating Plane

$\frac{0.045\ (1,14)}{0.026\ (0,66)}$

$\frac{0.285\ (7,24)}{0.245\ (6,22)}$

$\frac{0.080\ (2,03)}{0.055\ (1,40)}$

$\frac{0.006\ (0,15)}{0.004\ (0,10)}$

0.305 (7,75) MAX

1   16

$\frac{0.019\ (0,48)}{0.015\ (0,38)}$

$\frac{0.430\ (10,92)}{0.370\ (9,40)}$

0.050 (1,27)

0.005 (0,13) MIN
4 Places

8   9

$\frac{0.360\ (9,14)}{0.250\ (6,35)}$ $\frac{0.360\ (9,14)}{0.250\ (6,35)}$

4040180–3/D 07/03

NOTES: A. All linear dimensions are in inches (millimeters).
          B. This drawing is subject to change without notice.
          C. This package can be hermetically sealed with a ceramic lid using glass frit.
          D. Index point is provided on cap for terminal identification only.
          E. Falls within MIL STD 1835 GDFP1–F16 and JEDEC MO–092AC

TEXAS
INSTRUMENTS
www.ti.com

FK (S−CQCC−N**)
28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER

NO. OF TERMINALS **	A		B	
	MIN	MAX	MIN	MAX
20	0.342 (8,69)	0.358 (9,09)	0.307 (7,80)	0.358 (9,09)
28	0.442 (11,23)	0.458 (11,63)	0.406 (10,31)	0.458 (11,63)
44	0.640 (16,26)	0.660 (16,76)	0.495 (12,58)	0.560 (14,22)
52	0.740 (18,78)	0.761 (19,32)	0.495 (12,58)	0.560 (14,22)
68	0.938 (23,83)	0.962 (24,43)	0.850 (21,6)	0.858 (21,8)
84	1.141 (28,99)	1.165 (29,59)	1.047 (26,6)	1.063 (27,0)

4040140/D 01/11

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. Falls within JEDEC MS−004

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		