

Stand-Alone Synchronous Switch-Mode Li-Ion or Li-Polymer Battery Charger with System Power Selector and Low I_a

Check for Samples: bq24610, bq24617

FEATURES

- 600-kHz NMOS-NMOS Synchronous Buck Converter
- Stand-Alone Charger Support for Li-lon or Li-Polymer
- 5-V-28-V VCC Input Operating Range and Supports 1-6 Battery Cells (bq24610)
- 5-V-24-V VCC Input Operating Range and Supports 1-5 Battery Cells (bq24617)
- Up to 10A Charge Current and Adapter Current
- High-Accuracy Voltage and Current Regulation
 - ±0.5% Charge Voltage Accuracy
 - ±3% Charge Current Accuracy
 - ±3% Adapter Current Accuracy
- Integration
 - Automatic System Power Selection From Adapter or Battery
 - Internal Loop Compensation
 - Internal Soft Start
 - Dynamic Power Management
- Safety Protection
 - Input Overvoltage Protection
 - Battery Thermistor Sense Hot/Cold Charge Suspend
 - Battery Detection
 - Reverse Protection Input FET
 - Programmable Safety Timer
 - Charge Overcurrent Protection
 - Battery Short Protection
 - Battery Overvoltage Protection
 - Thermal Shutdown
- Status Outputs
 - Adapter Present
 - Charger Operation Status
- Charge Enable Pin
- 6-V Gate Drive for Synchronous Buck Converter
- 30-ns Driver Dead-Time and 99.5% Max.
 Effective Duty Cycle
- 24-Pin, 4-mm × 4-mm QFN package

- Energy Star Low Quiescent Current I_q
 - < 15-µA Off-State Battery Discharge Current
 - < 1.5-mA Off-State Input Quiescent Current</p>

APPLICATIONS

- Netbook, Mobile Internet Device and Ultra-Mobile PC
- Personal Digital Assistants
- Handheld Terminals
- · Industrial and Medical Equipment
- Portable Equipment

DESCRIPTION

The bq24610/7 is a highly integrated Li-ion or Li-polymer switch-mode battery charge controller. It offers a constant-frequency synchronous switching PWM controller with high-accuracy charge-current and voltage regulation, charge preconditioning, termination, adapter current regulation and charge status monitoring.

The bq24610/7 charges the battery in three phases: preconditioning, constant current, and constant voltage. Charge is terminated when the current reaches a minimum user-selectable level. A programmable charge timer provides a safety backup. The bq24610/7 automatically restarts the charge cycle if the battery voltage falls below an internal threshold, and enters a low-quiescent-current sleep mode when the input voltage falls below the battery voltage.

PACKAGE AND PINOUT BTST O 24 23 22 21 20 19 ACN 18 REGN OAS 17 GND 2 ACP (bq24610) 16 ACSET ACDRV 3 (bq24617) 15 ISET2 CE QFN-24 14 SRP TOP VIEW STAT1 13 SRN TS 7 | 8 | 9 | 10 | 11 | 12 PG



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION (CONTINUED)

The bq24610/7 controls external switches to prevent battery discharge back to the input, to connect the adapter to the system, and to connect the battery to the system using 6-V gate drives for better system efficiency. The bq24610/7 features Dynamic Power Management (DPM). These features reduce battery charge current when the input power limit is reached to avoid overloading the ac adapter when supplying the load and the battery charger simultaneously. A highly accurate current-sense amplifier enables precise measurement of input current from the ac adapter to monitor the overall system power.

TYPICAL APPLICATION



 $VIN = 19 \text{ V, 3-cell, I}_{adapter_limit} = 4 \text{ A, I}_{charge} = 3 \text{ A, I}_{pre-charge} = I_{term} = 0.3 \text{ A, 5-hour saftey timer}$

Figure 1. Typical System Schematic

ORDERING INFORMATION

PART NUMBER	IC MARKING	PACKAGE	ODERING NUMBER (Tape and Reel)	QUANTITY
ba24610	OAS		bq24610RGER	3000
bq24610	UAS		bq24610RGET	250
h~04647	OFB	24-PIN 4-mm × 4-mm QFN	bq24617RGER	3000
bq24617			bq24617RGET	250



THERMAL INFORMATION

		bq24610	bq24617	
	THERMAL METRIC ⁽¹⁾	RGE	RGE	UNITS
		24 PINS	24 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	43	43	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	54.3	54.3	°C/W
θ_{JB}	Junction-to-board thermal resistance (4)	20	20	°C/W°
ΨЈТ	Junction-to-top characterization parameter ⁽⁵⁾	0.6	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	19	19	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	4	4	°C/W

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

			VALUE	UNIT
		VCC, ACP, ACN, SRP, SRN, BATDRV, ACDRV, CE, STAT1, STAT2, PG	-0.3 to 33	V
	Mallanana	PH	–2 to 36	V
		VFB	-0.3 to 16	V
	Voltage range	REGN, LODRV, ACSET, TS, TTC	-0.3 to 7	V
		BTST, HIDRV with respect to GND	-0.3 to 39	V
		VREF, ISET1, ISET2	-0.3 to 3.6	V
	Maximum difference voltage	ACP-ACN, SRP-SRN	-0.5 to 0.5	V
T _J	Junction temperature ran	ge	-40 to 155	°C
T _{stg}	Storage temperature rang	ge	-55 to 155	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		VALUE	UNIT
	VCC, ACP, ACN, SRP, SRN, BATDRV, ACDRV, CE, STAT1, STAT2, PG	-0.3 to 28	V
	PH	-2 to 30	V
	VFB	-0.3 to 14	V
Voltage range	REGN, LODRV, ACSET, TS, TTC	-0.3 to 6.5	V
	BTST, HIDRV with respect to GND	-0.3 to 34	V
	ISET1, ISET2	-0.3 to 3.3	V
	VREF	3.3	V

⁽²⁾ All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages.

⁽³⁾ Must have a series resistor between battery pack to VFB if battery-pack voltage is expected to be greater than 16 V. Usually the resistor-divider top resistor takes care of this.



RECOMMENDED OPERATING CONDITIONS (continued)

			VALUE	UNIT
	Maximum difference voltage	ACP-ACN, SRP-SRN	-0.2 to 0.2	V
T_{J}	Junction temperature range		0 to 125	°C
T_{stg}	Storage temperature range		-55 to 155	°C

ELECTRICAL CHARACTERISTICS

 $5 \text{ V} \le \text{V}_{\text{VCC}} \le 28 \text{ V}, 0^{\circ}\text{C} < \text{T}_{\text{J}} < 125^{\circ}\text{C}, \text{ typical values are at T}_{\text{A}} = 25^{\circ}\text{C}, \text{ with respect to GND (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING C	CONDITIONS					
	VCC input voltage operating range(610)		5		28	
V _{VCC_OP}	VCC input voltage operating range(617)		5		24	V
QUIESCENT C	CURRENTS					
	Total battery discharge current (sum of currents into VCC, BTST, PH, ACP, ACN, SRP, SRN, VFB), VFB ≤ 2.1 V	V _{VCC} < V _{SRN} , V _{VCC} > V _{UVLO} (SLEEP)			15	μA
I _{BAT}	Battery discharge current (sum of	V _{VCC} > V _{SRN} , V _{VCC} > V _{UVLO} CE = LOW			5	μA
	currents into BTST, PH, SRP, SRN, VFB), VFB ≤ 2.1 V	V _{VCC} > V _{SRN} , V _{VCC} > V _{VCCLOW} CE = HIGH, charge done			5	μA
		V _{VCC} > V _{SRN} , V _{VCC} > V _{UVLO} CE = LOW (IC quiescent current)		1	1.5	
I _{AC}	Adapter supply current (current into VCC, ACP, ACN pin)	V _{VCC} > V _{SRN} , V _{VCC} > V _{VCCLOW} , CE = HIGH, charge done		2	5	mA
		V _{VCC} > V _{SRN} , V _{VCC} > V _{VCCLOW} , CE = HIGH, charging, Qg_total = 20 nC		25		
CHARGE VOL	TAGE REGULATION					
V_{FB}	Feedback regulation voltage			2.1		V
	Charge voltage regulation accuracy	$T_J = 0$ °C to 85°C	-0.5%		0.5%	
		$T_J = -40$ °C to 125°C	-0.7%		0.7%	
I _{VFB}	Leakage current into VFB pin	VFB = 2.1 V			100	nA
CURRENT REC	GULATION – FAST CHARGE					
V _{ISET1}	ISET1 voltage range				2	V
V _{IREG_CHG}	SRP-SRN current-sense voltage range	$V_{IREG_CHG} = V_{SRP} - V_{SRN}$			100	mV
K _{ISET1}	Charge current set factor (amps of charge current per volt on ISET1 pin)	R_{SENSE} = 10 m Ω		5		A/V
		V _{IREG_CHG} = 40 mV	-3%		3%	
	Charge current regulation accuracy	V _{IREG_CHG} = 20 mV	-4%		4%	
	Charge current regulation accuracy	V _{IREG_CHG} = 5 mV	-25%		25%	
		$V_{IREG_CHG} = 1.5 \text{ mV } (V_{SRN} > 3.1 \text{ V})$	-40%		40%	
I _{ISET1}	Leakage current into ISET1 pin	V _{ISET1} = 2 V			100	nA
CURRENT REC	GULATION – PRECHARGE					
V _{ISET2}	ISET2 voltage range				2	V
K _{ISET2}	Precharge current set factor (amps of precharge current per volt on ISET2 pin)	R_{SENSE} = 10 m Ω		1		A/V
		V _{IREG_PRECH} = 20 mV	-4%		4%	
	Precharge current regulation accuracy	V _{IREG_PRECH} = 5 mV	-25%		25%	
		V _{IREG_PRECH} = 1.5 mV (V _{SRN} < 3.1 V)	-55%		55%	
I _{ISET2}	Leakage current into ISET2 pin	V _{ISET2} = 2 V			100	nA



 $5 \text{ V} \leq \text{V}_{\text{VCC}} \leq 28 \text{ V}, \, 0^{\circ}\text{C} < \text{T}_{\text{J}} < 125^{\circ}\text{C}, \, \text{typical values are at T}_{\text{A}} = 25^{\circ}\text{C}, \, \text{with respect to GND (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CHARGE TERMI	NATION				ļ.	
K _{TERM}	Termination current set factor (amps of termination current per volt on ISET2 pin)	$R_{SENSE} = 10 \text{ m}\Omega$		1		A/V
		V _{ITERM} = 20 mV	-4%		4%	
	Termination current accuracy	V _{ITERM} = 5 mV	-25%		25%	
		V _{ITERM} = 1.5 mV	-45%		45%	
	Deglitch time for termination (both edge)			100		ms
t _{QUAL}	Termination qualification time	V _{BAT} > V _{RECH} and I _{CHG} <i<sub>TERM</i<sub>		250		ms
QUAL	Termination qualification current	Discharge current once termination is detected		2		mA
INPUT CURREN	T REGULATION		*		!	
V _{ACSET}	ACSET voltage range				2	V
V _{IREG_DPM}	ACP-ACN current-sense voltage range	$V_{IREG_DPM} = V_{ACP} - V_{ACN}$			100	mV
K _{ACSET}	Input current set factor (amps of input current per volt on ACSET pin)	$R_{SENSE} = 10 \text{ m}\Omega$		5		A/V
		V _{IREG_DPM} = 40 mV	-3%		3%	
I _{ACSET}	Input current regulation accuracy leakage current in to ACSET pin	V _{IREG_DPM} = 20 mV	-4%		4%	
	loanage outlett in to AOOL I pill	V _{IREG_DPM} = 5 mV	-25%		25%	
I _{ISET1}	Leakage current in to ACSET pin	V _{ACSET} = 2 V			100	nA
INPUT UNDERV	OLTAGE LOCK-OUT COMPARATOR (UVL	0)			,	
V_{UVLO}	AC undervoltage rising threshold	Measure on VCC	3.65	3.85	4	V
V _{UVLO HYS}	AC undervoltage hysteresis, falling			350		mV
VCC LOWV CON	MPARATOR					
	Falling threshold, disable charge	Measure on VCC		4.1		V
	Rising threshold, resume charge			4.35	4.5	V
SLEEP COMPAR	RATOR (REVERSE DISCHARGING PROTEC	CTION)				
V _{SLEEP FALL}	SLEEP falling threshold	V _{VCC} – V _{SRN} to enter SLEEP	40	100	150	mV
V _{SLEEP_HYS}	SLEEP hysteresis	700 Gilli		500		mV
OLLET _THO	SLEEP rising delay	VCC falling below SRN, delay to turn off ACFET		1		μs
	SLEEP falling delay	VCC rising above SRN, delay to turn on ACFET		30		μs
	SLEEP rising shutdown deglitch	VCC falling below SRN, delay to enter SLEEP mode		100		ms
	SLEEP falling powerup deglitch	VCC rising above SRN, delay to exit SLEEP mode		30		ms
ACN / SRN COM			1			
V _{ACN-SRN} FALL	ACN to SRN falling threshold	V _{ACN} – V _{SRN} to turn on BATFET	100	200	310	mV
V _{ACN-SRN_FALL}	ACN to SRN rising hysteresis	NON ONN		100		mV
VOIN-DINTLIN	ACN to SRN rising deglitch	V _{ACN} - V _{SRN} > V _{ACN-SRN} RISE		2		ms
	ACN to SRN falling deglitch	V _{ACN} - V _{SRN} < V _{ACN} -SRN_FALL		50		μs
BAT LOWV COM		AON TANN TAUNTONIN_FALL	1			μ-5
V _{LOWV}	Precharge to fast-charge transition (LOWV threshold)	Measured on VFB pin, rising	1.534	1.55	1.566	V
V _{LOWV HYS}	LOWV hysteresis			100		mV
2011111111	LOWV rising deglitch	VFB falling below V _{LOWV}		25		ms
	LOWV falling deglitch	VFB rising above V _{LOWV} + V _{LOWV} HYS		25		ms
RECHARGE COI	<u> </u>	- 1.3 LOWA - LOWA - LOWA	1			5
V _{RECHG}	Recharge threshold (with-respect-to V _{REG})	Measured on VFB pin, falling	35	50	65	mV
	Recharge rising deglitch	VFB decreasing below V _{RECHG}		10		ms
	Recharge falling deglitch	VFB decreasing above V _{RECHG}		10		ms
	<u> </u>	- ::20:10	1			



 $5 \text{ V} \leq \text{V}_{\text{VCC}} \leq 28 \text{ V}, \, 0^{\circ}\text{C} < \text{T}_{\text{J}} < 125^{\circ}\text{C}, \, \text{typical values are at T}_{\text{A}} = 25^{\circ}\text{C}, \, \text{with respect to GND (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BAT OVERVOL	TAGE COMPARATOR					-
V _{OV_RISE}	Overvoltage rising threshold	As percentage of V _{FB}		104%		
V_{OV_FALL}	Overvoltage falling threshold	As percentage of V _{FB}		102%		
INPUT OVERVO	OLTAGE COMPARATOR (ACOV)					
V _{ACOV}	AC overvoltage rising threshold on VCC (bq24610)		31.04	32	32.96	٧
V _{ACOV_HYS}	AC overvoltage falling hysteresis (bq24610)			1		٧
V _{ACOV}	AC overvoltage rising threshold on VCC (bq24617)		25.22	26	26.78	٧
V _{ACOV_HYS}	AC overvoltage falling hysteresis(bq24617)			820		mV
	AC overvoltage deglitch (both edge)	Delay to changing the STAT pins		1		ms
	AC overvoltage rising deglitch	Delay to disable charge		1		ms
	AC overvoltage falling deglitch	Delay to resume charge		20		ms
THERMAL SHU	ITDOWN COMPARATOR		•			
T _{SHUT}	Thermal shutdown rising temperature	Temperature increasing		145		°C
T _{SHUT_HYS}	Thermal shutdown hysteresis			15		°C
	Thermal shutdown rising deglitch	Temperature increasing		100		μs
	Thermal shutdown falling deglitch	Temperature decreasing		10		ms
THERMISTOR (-	1			
V_{LTF}	Cold temperature rising threshold	As Percentage to V _{VREF}	72.5%	73.5%	74.5%	
V _{LTF_HYS}	Rising hysteresis	As Percentage to V _{VRFF}	0.2%	0.4%	0.6%	
V _{HTF}	Hot temperature rising threshold	As Percentage to V _{VREF}	36.2%	37%	37.8%	
V _{TCO}	Cut-off temperature rising threshold	As Percentage to V _{VREF}	33.7%	34.4%	35.1%	
100	Deglitch time for temperature out-of-range detection	$V_{TS} > V_{LTF}$, or $V_{TS} < V_{TCO}$, or $V_{TS} < V_{HTF}$		400		ms
	Deglitch time for temperature in-valid-range detection	$V_{TS} < V_{LTF} - V_{LTF_HYS}$ or $V_{TS} > V_{TCO}$, or $V_{TS} > V_{HTF}$		20		ms
CHARGE OVER	RCURRENT COMPARATOR (CYCLE-BY-CYC	CLE)				
	Charge overcurrent falling threshold	Current rising, in non-synchronous mode, mesure on $V_{(SRP-SRN)}$, V_{SRP} < 2 V		45.5		mV
V _{oc}	Charge overcurrent railing threshold	Current rising, as percentage of $V_{(IREG_CHG)}$, in synchronous mode, $V_{SRP} > 2.2 \text{ V}$		160%		
VOC	Charge overcurrent threshold floor	Minimum OCP threshold in synchronous mode, measure on $V_{(SRP-SRN)}$, $V_{SRP} > 2.2 \text{ V}$		50		mV
	Charge overcurrent threshold ceiling	Maximum OCP threshold in synchronous mode, measure on $V_{(SRP-SRN)}$, $V_{SRP} > 2.2 \text{ V}$		180		mV
CHARGE UNDE	ERCURRENT COMPARATOR (CYCLE-BY-C	YCLE)				
V _{ISYNSET}	Charge undercurrent falling threshold	Switch from SYNCH to NON-SYNCH, $V_{SRP} > 2.2V$	1	5	9	mV
BATTERY SHO	RTED COMPARATOR (BATSHORT)					
V _{BATSHT}	BAT short falling threshold, forced non-syn mode	V _{SRP} falling		2		V
V _{BATSHT_HYS}	BAT short rising hysteresis			200		mV
V _{BATSHT_DEG}	Deglitch on both edge			1		μs
LOW CHARGE	CURRENT COMPARATOR					
V _{LC}	Low charge current (average) falling threshold to force into non-synchronous mode	Measure on V _(SRP-SRN)		1.25		mV
V _{LC_HYS}	Low charge current rising hysteresis			1.25		mV
V _{LC_DEG}	Deglitch on both edge			1		μs
VREF REGULA	TOR					
V _{VREF_REG}	VREF regulator voltage	V _{VCC} > V _{UVLO} , (0–35-mA load)	3.267	3.3	3.333	V
I _{VREF_LIM}	VREF current limit	$V_{VREF} = 0 \text{ V}, V_{VCC} > V_{UVLO}$	35			mA



 $5 \text{ V} \leq \text{V}_{\text{VCC}} \leq 28 \text{ V}, \, 0^{\circ}\text{C} < \text{T}_{\text{J}} < 125^{\circ}\text{C}, \, \text{typical values are at T}_{\text{A}} = 25^{\circ}\text{C}, \, \text{with respect to GND (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REGN REGULAT	TOR					
V_{REGN_REG}	REGN regulator voltage	V _{VCC} > 10V, CE = HIGH, (0-40mA load)	5.7	6	6.3	V
I _{REGN_LIM}	REGN current limit	V _{REGN} = 0V, V _{VCC} > V _{UVLO} , CE = HIGH	40			mA
TTC INPUT AND	SAFETY TIMER					
T _{PRECHG}	Precharge safety timer range ⁽¹⁾	Precharge time before fault occurs	1440	1800	2160	s
T _{CHARGE}	Fast charge saftey timer range, with +/- 10% accuracy ⁽¹⁾	Tchg = $C_{TTC} \times K_{TTC}$	1		10	h
	Fast charge timer accuracy ⁽¹⁾	0.01 µF ≤ C _{TTC} ≤ 0.11 µF	-10%		10%	
K _{TTC}	Timer multiplier			5.6		min/nF
	TTC low threshold	V _{TTC} below this threshold disables the safety timer and termination			0.4	V
	TTC oscillator high threshold			1.5		V
	TTC oscillator low threshold			1		V
	TTC source/sink current		45	50	55	μΑ
BATTERY SWITE	CH (BATFET) DRIVER					
R _{DS_BAT_OFF}	BATFET turnoff resistance	V _{ACN} > 5 V			150	Ω
R _{DS_BAT_ON}	BATFET turnon resistance	V _{ACN} > 5 V			20	kΩ
V _{BATDRV_REG}	BATFET drive voltage	$V_{\rm BATDRV,REG} = V_{\rm ACN} - V_{\rm BATDRV}$ when $V_{\rm ACN} > 5$ V and BATFET is on	4.2		7	V
AC SWITCH (AC	FET) DRIVER				'	
R _{DS_AC_OFF}	ACFET turnoff resistance	V _{VCC} > 5 V			30	Ω
R _{DS_AC_ON}	ACFET turnon resistance	V _{VCC} > 5 V			20	kΩ
V _{ACDRV_REG}	ACFET drive voltage	V _{ACDRV_REG} = V _{VCC} - V _{ACDRV} when V _{VCC} > 5 V and ACFET is on	4.2		7	V
AC / BAT MOSF	ET DRIVERS TIMING				'	
	Driver dead time	Dead time when switching between AC and BAT		10		μs
BATTERY DETE	CTION					
t _{WAKE}	Wake time	Max time charge is enabled		500		ms
I _{WAKE}	Wake current	$R_{SENSE} = 10 \text{ m}\Omega$	50	125	200	mA
t _{DISCHARGE}	Discharge time	Maximum time discharge current is applied		1		s
I _{DISCHARGE}	Discharge current			8		mA
I _{FAULT}	Fault current after a timeout fault			2		mA
V _{WAKE}	Wake threshold (with-respect-to V _{REG})	Voltage on VFB to detect battery absent during Wake		50		mV
V _{DISCH}	Discharge threshold	Voltage on VFB to detect battery absent during discharge		1.55		V
PWM HIGH SIDE	DRIVER (HIDRV)					
R _{DS_HI_ON}	High side driver (HSD) turnon resistance	V _{BTST} – V _{PH} = 5.5 V		3.3	6	Ω
R _{DS_HI_OFF}	High side driver turnoff resistance	$V_{BTST} - V_{PH} = 5.5 \text{ V}$		1	1.3	Ω
V _{BTST_REFRESH}	Bootstrap refresh comparator threshold voltage	V _{BTST} – V _{PH} when low side refresh pulse is requested	4	4.2		V
PWM LOW SIDE	DRIVER (LODRV)	1			ļ	-
R _{DS_LO_ON}	Low-side driver (LSD) turnon resistance			4.1	7	Ω
R _{DS LO OFF}	Low-side driver turnoff resistance			1	1.4	Ω

⁽¹⁾ Verified by design



 $5 \text{ V} \le \text{V}_{\text{VCC}} \le 28 \text{ V}$, $0^{\circ}\text{C} < \text{T}_{\text{J}} < 125^{\circ}\text{C}$, typical values are at $\text{T}_{\text{A}} = 25^{\circ}\text{C}$, with respect to GND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWM DRIVERS	TIMING					
	Driver dead time	Dead time when switching between LSD and HSD, no load at LSD and HSD		30		ns
PWM OSCILLAT	FOR				· ·	
V _{RAMP_HEIGHT}	PWM ramp height	As percentage of VCC		7		%
	PWM switching frequency ⁽²⁾		510	600	690	kHz
INTERNAL SOF	T START (8 steps to regulation current IC	HG)			,	
	Soft-start steps			8		step
	Soft-start step time			1.6		ms
CHARGER SEC	TION POWER-UP SEQUENCING					
	Charge-enable delay after power-up	Delay from CE = 1 to charger is allowed to turn on		1.5		s
LOGIC IO PIN C	HARACTERISTICS (CE, STAT1, STAT2, P	<u>G</u>)				
V _{IN_LO}	CE input low threshold voltage				8.0	V
V _{IN_HI}	CE input high threshold voltage		2.1			
V _{BIAS_CE}	CE input bias current	V = 3.3 V (CE has internal 1 MΩ pulldown resistor)			6	μA
V _{OUT_LO}	STAT1, STAT2, PG output-low saturation voltage	Sink Current = 5 mA			0.5	V
I _{OUT HI}	Leakage current	V = 32 V			1.2	μA

⁽²⁾ Verified by design



TYPICAL CHARACTERISTICS

Table 1. Table of Graphs

	Figure
REF REGN and \overline{PG} power up (CE = 1)	Figure 2
Charge enable	Figure 3
Current soft-start (CE = 1)	Figure 4
Charge disable	Figure 5
Continuous-conduction-mode switching waveforms	Figure 6
Cycle-by-cycle synchronous to nonsynchronous	Figure 7
100% duty and refresh pulse	Figure 8
Transient system load (DPM)	Figure 9
Battery insertion	Figure 10
Battery-to-ground short protection	Figure 11
Battery-to-ground short transition	Figure 12
Efficiency vs output current	Figure 13




Figure 2. REF REGN and \overline{PG} Power Up (CE = 1)




Figure 4. Current Soft-Start (CE = 1)




Figure 3. Charge Enable




Figure 5. Charge Disable






Figure 6. Continuous-Conduction-Mode Switching Waveforms




Figure 8. 100% Duty and Refresh Pulse




Figure 10. Battery Insertion




Figure 7. Cycle-by-Cycle Synchronous to Nonsynchronous




Figure 9. Transient System Load (DPM)




Figure 11. Battery-to-GND Short Protection






Figure 12. Battery-to-GND Short Transition




Figure 13. Efficiency vs Output Current



Pin Functions - 24-Pin QFN

	PIN FUNCTIONS – 24-PIN QFN				
NO.	NAME	FUNCTION DESCRIPTION			
1	ACN	Adapter current-sense resistor, negative input. A 0.1-µF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. An optional 0.1-µF ceramic capacitor is placed from the ACN pin to GND for common-mode filtering.			
2	ACP	Adapter current-sense resistor, positive input. A 0.1-µF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. A 0.1-µF ceramic capacitor is placed from the ACP pin to GND for common-mode filtering.			
3	ACDRV	AC adapter to system MOSFET driver output. Connect through a 1-k Ω resistor to the gate of the ACFET P-channel power MOSFET and the reverse conduction blocking P-channel power MOSFET. The internal gate drive is asymmetrical, allowing a quick turnoff and slow turnon, in addition to the internal break-before-make logic with respect to BATDRV. If needed, an optional capacitor from gate to source of the ACFET is used to slow down the ON and OFF times.			
4	CE	Charge-enable active-HIGH logic input. HI enables charge. LO disables charge. It has an internal 1-MΩ pulldown resistor.			
5	STAT1	Open-drain charge-status pin to indicate various charger operation (See Table 3)			
6	TS	Temperature qualification voltage input for battery pack negative temperature coefficient thermistor. Program the hot and cold temperature window with a resistor divider from VREF to TS to GND. (See Figure 18)			
7	TTC	SafetyTimer and termination control. Connect a capacitor from this node to GND to set the timer. When this input is LOW, the timer and termination are disabled. When this input is HIGH, the timer is disabled but termination is allowed.			
8	PG	Open-drain power-good status output. Active LOW when IC has a valid VCC (not in UVLO or ACOV or SLEEP mode). Active HIGH when IC has an invalid VCC. PG can be used to drive an LED or communicate with a host processor.			
9	STAT2	Open-drain charge-status pin to indicate various charger operations (See Table 3)			
10	VREF	3.3-V regulated voltage output. Place a 1-µF ceramic capacitor from VREF to GND pin close to the IC. This voltage could be used for programming of voltage and current regulation and for programming the TS threshold.			
11	ISET1	Fast-charge current-set input. The voltage of the ISET1 pin programs the fast-charge current-regulation set point.			
12	VFB	Output voltage analog feedback adjustment. Connect the output of a resistive voltage divider from the battery terminals to this node to adjust the output battery regulation voltage.			
13	SRN	Charge current-sense resistor, negative input. A 0.1-µF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. An optional 0.1-µF ceramic capacitor is placed from the SRN pin to GND for common-mode filtering.			
14	SRP	Charge current sense resistor, positive input. A 0.1-µF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. A 0.1-µF ceramic capacitor is placed from the SRP pin to GND for common-mode filtering.			
15	ISET2	Pre-charge and termination current set input. The voltage of the ISET2 pin programs the pre-charge current-regulation set point and termination-current trigger point.			
16	ACSET	Adapter-current set input. The voltage of the ACSET pin programs the input current-regulation set point during dynamic power management (DPM)			
17	GND	Low-current sensitive analog/digital ground. On PCB layout, connect with the thermal pad underneath the IC.			
18	REGN	PWM low-side driver positive 6-V supply output. Connect a 1-μF ceramic capacitor from REGN to the GND pin, close to the IC. Use for low-side driver and high-side driver bootstrap voltage by connecting a small-signal Schottky diode from REGN to BTST.			
19	LODRV	PWM low-side driver output. Connect to the gate of the low-side power MOSFET with a short trace.			
20	PH	PWM high-side driver negative supply. Connect to the phase-switching node (junction of the low-side power MOSFET drain, high-side power MOSFET source, and output inductor).			
21	HIDRV	PWM high-side driver output. Connect to the gate of the high-side power MOSFET with a short trace.			
22	BTST	PWM high-side driver positive supply. Connect a 0.1-μF bootstrap capacitor from PH to BTST, and a bootstrap Schottky diode from REGN to BTST.			
23	BATDRV	Battery-to-system MOSFET driver output. Gate drive for the battery-to-system load BAT PMOS power FET to isolate the system from the battery to prevent current flow from the system to the battery, while allowing a low-impedance path from battery to system. Connect this pin through a 1-kΩ resistor to the gate of the input BAT P-channel MOSFET. Connect the source of the FET to the system-load voltage node. Connect the drain of the FET to the battery pack positive terminal. The internal gate drive is asymmetrical to allow a quick turnoff and slow turnon, in addition to the internal break-before-make logic with respect to ACDRV. If needed, an optional capacitor from gate to source of the BATFET is used to slow down the ON and OFF times.			
24	VCC	IC power positive supply. Connect through a 10-Ω resistor to the common-source (diode-OR) point: source of high-side P-channel MOSFET and source of reverse-blocking power P-channel MOSFET. Place a 1-μF ceramic capacitor from VCC to the GND pin close to the IC.			
	Thermal pad	Exposed pad beneath the IC. Always solder the thermal pad to the board, and have vias on the thermal pad plane star-connecting to GND and ground plane for high-current power converter. It also serves as a thermal pad to dissipate the heat.			

Submit Documentation Feedback



BLOCK DIAGRAM




Figure 14. Functional Block Diagram for bq24610/7



OPERATIONAL FLOWCHART




Figure 15. Operational Flowchart



DETAILED DESCRIPTION




Figure 16. Typical Charging Profile

Battery Voltage Regulation

The bq24610/7 uses a high-accuracy voltage bandgap and regulator for the high charging-voltage accuracy. The charge voltage is programmed via a resistor divider from the battery to ground, with the midpoint tied to the VFB pin. The voltage at the VFB pin is regulated to 2.1 V, giving the following equation for the regulation voltage:

$$V_{BAT} = 2.1 \text{ V } \times \left[1 + \frac{R2}{R1}\right], \tag{1}$$

where R2 is connected from VFB to the battery and R1 is connected from VFB to GND.

Battery Current Regulation

The ISET1 input sets the maximum fast-charging current. Battery charge current is sensed by resistor R_{SR} connected between SRP and SRN. The full-scale differential voltage between SRP and SRN is 100 mV. Thus, for a 10-m Ω sense resistor, the maximum charging current is 10 A. The equation for charge current is:

$$I_{CHARGE} = \frac{V_{ISET1}}{20 \times R_{SR}}$$
 (2)

 V_{ISET1} , the input voltage range of ISET1, is between 0 V and 2 V. The SRP and SRN pins are used to sense voltage across R_{SR} with default value of 10 m Ω . However, resistors of other values can also be used. A larger sense resistor gives a larger sense voltage and a higher regulation accuracy, but at the expense of higher conduction loss.



Input Adapter Current Regulation

The total input from an ac adapter or other dc source is a function of the system supply current and the battery charging current. System current normally fluctuates as portions of the systems are powered up or down. Without dynamic power management (DPM), the source must be able to supply the maximum system current and the maximum charger input current simultaneously. By using DPM, the battery charger reduces the charging current when the input current exceeds the input current limit set by ACSET. The current capability of the ac adapter can be lowered, reducing system cost.

Similar to setting battery regulation current, adapter current is sensed by resistor R_{AC} connected between ACP and ACN. Its maximum value is set by ACSET using Equation 3:

$$I_{DPM} = \frac{V_{ACSET}}{20 \times R_{AC}}$$
 (3)

 V_{ACSET} , the input voltage range of ACSET is between 0 V and 2 V. The ACP and ACN pins are used to sense voltage across R_{AC} with default value of 10 m Ω . However, resistors of other values can also be used. A larger the sense resistor gives a larger sense voltage and a higher regulation accuracy, but at the expense of higher conduction loss.

Precharge

On power up, if the battery voltage is below the V_{LOWV} threshold, the bq24610/7 applies the precharge current to the battery. This feature is intended to revive deeply discharged cells. If the V_{LOWV} threshold is not reached within 30 minutes of initiating precharge, the charger turns off and a FAULT is indicated on the status pins.

The precharge current is determined by the voltage, V_{ISET2}, on the ISET2 pin.

$$I_{PRECHARGE} = \frac{V_{ISET2}}{100 \times R_{SR}}$$
(4)

Charge Termination, Recharge, and Safety Timer

The bq24610/7 monitors the charging current during the voltage regulation phase. When V_{TTC} is valid, termination is detected while the voltage on the VFB pin is higher than the V_{RECH} threshold AND the charge current is less than the I_{TERM} threshold, as calculated in Equation 5:

$$I_{TERM} = \frac{V_{ISET2}}{100 \times R_{SR}}$$
 (5)

The input voltage of ISET2 is between 0 V and 2 V. The minimum precharge/termination current is clamped to be around 125 mA with default $10\text{-m}\Omega$ sensing resistor. As a safety backup, the bq24610/7 also provides a programmable charge timer. The charge time is programmed by the capacitor connected between the TTC pin and GND, and is given by Equation 6

$$t_{CHARGE} = C_{TTC} \times K_{TTC}$$
 (6)

where C_{TTC} (range from 0.01 μF to 0.11 μF to give 1–10 h safety time) is the capacitor connected from TTC pin to GND, and K_{TTC} is the constant multiplier (5.6 min/nF).

A new charge cycle is initiated and safety timer is reset when one of the following conditions occurs:

- The battery voltage falls below the recharge threshold
- · A power-on-reset (POR) event occurs
- CE is toggled

The TTC pin may be taken LOW to disable termination and to disable the safety timer. If TTC is pulled to VREF, the bq24610/7 continues to allow termination but disables the safety timer. TTC taken low resets the safety timer. When ACOV, VCCLOWV, and SLEEP mode resume normal, the safety timer is reset.



Power Up

The bq24610/7 uses a SLEEP comparator to determine the source of power on the VCC pin, because VCC can be supplied either from the battery or the adapter. If the VCC voltage is greater than the SRN voltage, bq24610/7 enables the ACFET and disables BATFET. If all other conditions are met for charging, the bq24610/7 then attempts to charge the battery (See *Enabling and Disabling Charging*). If the SRN voltage is greater than VCC, indicating that the battery is the power source, the bq24610/7 enables the BATFET and enters a low-quiescent-current (<15 μ A) SLEEP mode to minimize current drain from the battery.

If VCC is below the UVLO threshold, the device is disabled, ACFET turns off and BATFET turns on.

Enable and Disable Charging

The following conditions must be valid before charge is enabled:

- CE is HIGH
- The device is not in undervoltage lockout (UVLO) and not in VCCLOWV mode
- · The device is not in SLEEP mode
- The VCC voltage is lower than the ac overvoltage threshold (VCC < V_{ACOV})
- · 30-ms delay is complete after initial power up
- The REGN LDO and VREF LDO voltages are at the correct levels
- · Thermal shut (TSHUT) is not valid
- · TS fault is not detected

One of the following conditions will stop on-going charging:

- CE is LOW
- Adapter is removed, causing the device to enter UVLO, VCCLOWV, or SLEEP mode
- · Adapter is over voltage
- · The REGN or VREF LDO is overloaded:
- TSHUT IC temperature threshold is reached (145°C on rising edge with 15°C hysteresis).
- TS voltage goes out of range, indicating the battery temperature is too hot or too cold.
- · TTC safety timer out

System Power Selector

The bq24610/7 automatically switches adapter or battery power to the system load. The battery is connected to the system by default during power up or during SLEEP mode. The battery is disconnected from the system and then the adapter is connected to the system 30 ms after exiting SLEEP. An automatic break-before-make logic prevents shoot-through currents when the selectors switch.

The $\overline{\text{ACDRV}}$ is used to drive a pair of back-to-back p-channel power MOSFETs between the adapter and ACP with sources connected together and to VCC. The FET connected to the adapter prevents reverse discharge from the battery to the adapter when turned off. The p-channel FET with the drain connected to the adapter input provides reverse battery discharge protection when off; and also minimizes system power dissipation with its low $r_{DS(on)}$, compared to a Schottky diode. The other p-channel FET connected to ACP separates the battery from the adapter, and provides a limited dl/dt when connecting the adapter to the system by controlling the FET turnon time. The BATDRV controls a p-channel power MOSFET placed between BAT and the system.

When the adapter is not detected, ACDRV is pulled to VCC to keep ACFET off, disconnecting the adapter from system. BATDRV stays at ACN-6V to connect the battery to the system.

Approximately 30 ms after the device comes out of SLEEP mode, the system begins to switch from the battery to the adapter. The break-before-make logic keeps both ACFET and BATFET off for 10 µs before ACFET turns on. This prevents shoot-through current or any large discharging current from going into the battery. BATDRV is pulled up to ACN and the ACDRV pin is set to VCC-6V by an internal regulator to turn on p-channel ACFET, connecting the adapter to the system.

When the adapter is removed, the system waits until VCC drops back to within 200 mV above SRN to switch from the adapter back to the battery. The break-before-make logic still keeps 10 µs dead time. The ACDRV is pulled up to VCC and the BATDRV pin is set to ACN-6V by an internal regulator to turn on p-channel BATFET, connecting the battery to the system.



Asymmetrical gate drive (fast turnoff and slow turnon) for the \overline{ACDRV} and \overline{BATDRV} drivers provides fast turnoff and slow turnon of the ACFET and BATFET to help the break-before-make logic and to allow a soft start at turnon of either FET. The soft-start time can be further increased by putting a capacitor from gate to source of the p-channel power MOSFETs.

Automatic Internal Soft-Start Charger Current

The charger automatically soft-starts the charger regulation current every time the charger goes into fast-charge to ensure there is no overshoot or stress on the output capacitors or the power converter. The soft start consists of stepping-up the charge regulation current into 8 evenly divided steps up to the programmed charge current. Each step lasts around 1.6 ms, for a typical rise time of 12.8 ms. No external components are needed for this function.

Converter Operation

The synchronous buck PWM converter uses a fixed-frequency voltage mode with feed-forward control scheme. A type-III compensation network allows using ceramic capacitors at the output of the converter. The compensation input stage is connected internally between the feedback output (FBO) and the error amplifier input (EAI). The feedback compensation stage is connected between the error amplifier input (EAI) and error amplifier output (EAO). The LC output filter is selected to give a resonant frequency of 12 kHz to 17 kHz for bq24610/7, where the resonant frequency, f_o, is given by:

$$f_{\rm o} = \frac{1}{2\pi\sqrt{L_{\rm o}C_{\rm o}}} \tag{7}$$

An internal saw-tooth ramp is compared to the internal EAO error control signal to vary the duty cycle of the converter. The ramp height is 7% of the input adapter voltage, making it always directly proportional to the input adapter voltage. This cancels out any loop gain variation due to a change in input voltage, and simplifies the loop compensation. The ramp is offset by 300 mV in order to allow zero-percent duty cycle when the EAO signal is below the ramp. The EAO signal is also allowed to exceed the sawtooth ramp signal in order to get a 100% duty-cycle PWM request. Internal gate-drive logic allows achieving 99.5% duty cycle while ensuring the N-channel upper device always has enough voltage to stay fully on. If the BTST pin to PH pin voltage falls below 4.2 V for more than 3 cycles, then the high-side n-channel power MOSFET is turned off and the low-side n-channel power MOSFET is turned on to pull the PH node down and recharge the BTST capacitor. Then the high-side driver returns to 100% duty-cycle operation until the (BTST-PH) voltage is detected to fall low again due to leakage current discharging the BTST capacitor below 4.2 V, and the reset pulse is reissued.

The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current, and temperature, simplifying output filter design and keeping it out of the audible noise region. Also see *Application Information* for how to select inductor, capacitor, and MOSFET.

Synchronous and Non-Synchronous Operation

The charger operates in synchronous mode when the SRP-SRN voltage is above 5 mV (0.5-A inductor current for a 10 m Ω sense resistor). During synchronous mode, the internal gate-drive logic ensures there is break-before-make complimentary switching to prevent shoot-through currents. During the 30 ns dead time where both FETs are off, the body diode of the low-side power MOSFET conducts the inductor current. Having the low-side FET turn on keeps the power dissipation low, and allows safely charging at high currents. During synchronous mode, the inductor current is always flowing and the converter operates in continuous-conduction mode (CCM), creating a fixed two-pole system.

The charger operates in non-synchronous mode when the SRP-SRN voltage is below 5 mV (0.5-A inductor current for a $10\text{-m}\Omega$ sense resistor). The charger is forced into non-synchronous mode when battery voltage is lower than 2 V or when the average SRP-SRN voltage is lower than 1.25 mV.

During non-synchronous operation, the body-diode of lower-side MOSFET can conduct the positive inductor current after the high-side n-channel power MOSFET turns off. When the load current decreases and the inductor current drops to zero, the body diode is turned off and the inductor current becomes discontinuous. This mode is called discontinuous-conduction mode (DCM). During DCM, the low-side n-channel power MOSFET turns on for around 80 ns when the bootstrap capacitor voltage drops below 4.2 V; then the low-side power MOSFET turns off and stays off until the beginning of the next cycle, where the high-side power MOSFET is turned on again. The 80-ns low-side MOSFET on-time is required to ensure the bootstrap capacitor is always



recharged and able to keep the high-side power MOSFET on during the next cycle. This is important for battery chargers, where unlike regular dc-dc converters, there is a battery load that maintains a voltage and can both source and sink current. The 80-ns low-side pulse pulls the PH node (connection between high and low-side MOSFET) down, allowing the bootstrap capacitor to recharge up to the REGN LDO value. After the 80 ns, the low-side MOSFET is kept off to prevent negative inductor current from occurring.

At very low currents during non-synchronous operation, there may be a small amount of negative inductor current during the 80-ns recharge pulse. The charge should be low enough to be absorbed by the input capacitance. Whenever the converter goes into zero-percent duty cycle, the high-side MOSFET does not turn on, and the low-side MOSFET does not turn on (only 80 ns recharge pulse) either, and there is almost no discharge from the battery.

During the DCM mode the loop response automatically changes and has a single-pole system at which the pole is proportional to the load current, because the converter does not sink current, and only the load provides a current sink. This means at very low currents the loop response is slower, as there is less sinking current available to discharge the output voltage.

Cycle-by-Cycle Charge Undercurrent Protection

If the SRP-SRN voltage decreases below 5 mV (the charger is also forced into non-synchronous mode when the average SRP-SRN voltage is lower than 1.25 mV), the low-side FET is turned off for the remainder of the switching cycle to prevent negative inductor current. During DCM, the low-side FET only turns on for around 80 ns when the bootstrap capacitor voltage drops below 4.2 V to provide refresh charge for the bootstrap capacitor. This is important to prevent negative inductor current from causing a boost effect in which the input voltage increases as power is transferred from the battery to the input capacitors and leads to an overvoltage stress on the VCC node and potentially causes damage to the system.

Input Overvoltage Protection (ACOV)

ACOV provides protection to prevent system damage due to high input voltage. Once the adapter voltage reaches the ACOV threshold, charge is disabled and the system is switched to the battery instead of the adapter.

Input Undervoltage Lock Out (UVLO)

The system must have a minimum VCC voltage to allow proper operation. This VCC voltage could come from either input adapter or battery, because a conduction path exists from the battery to VCC through the high-side NMOS body diode. When VCC is below the UVLO threshold, all circuits on the IC are disabled, and the gate-drive bias to ACFET and BATFET is disabled.

Battery Overvoltage Protection

The converter does not allow the high-side FET to turn on until the BAT voltage goes below 102% of the regulation voltage. This allows one-cycle response to an overvoltage condition, such as occurs when the load is removed or the battery is disconnected. An 8-mA current sink from SRP to GND is on only during charge and allows discharging the stored output inductor energy that is transferred to the output capacitors. BATOVP also suspends the safety timer.

Cycle-by-Cycle Charge Overcurrent Protection

The charger has a secondary cycle-to-cycle overcurrent protection. It monitors the charge current, and prevents the current from exceeding 160% of the programmed charge current. The high-side gate drive turns off when the overcurrent is detected, and automatically resumes when the current falls below the overcurrent threshold.

Thermal Shutdown Protection

The QFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junction temperatures low. As an added level of protection, the charger converter turns off and self-protects whenever the junction temperature exceeds the TSHUT threshold of 145°C. The charger stays off until the junction temperature falls below 130°C; then the charger will soft-start again if all other enable charge conditions are valid. Thermal shutdown also suspends the safety timer.



Temperature Qualification

The controller continuously monitors battery temperature by measuring the voltage between the TS pin and GND. A negative temperature coefficient thermistor (NTC) and an external voltage divider typically develop this voltage. The controller compares this voltage against its internal thresholds to determine if charging is allowed. To initiate a charge cycle, the battery temperature must be within the V_{LTF} to V_{HTF} thresholds. If battery temperature is outside of this range, the controller suspends charge and the safety timer, and waits until the battery temperature is within the V_{LTF} to V_{HTF} range. During the charge cycle, the battery temperature must be within the V_{LTF} to V_{TCO} thresholds. If battery temperature is outside of this range, the controller suspends charge and waits until the battery temperature is within the V_{LTF} to V_{HTF} range. The controller suspends charge by turning off the PWM charge FETs. Figure 17 summarizes the operation.




Figure 17. TS Pin, Thermistor Sense Thresholds

Assuming a 103AT NTC thermistor on the battery pack as shown in Figure 1, the value RT1 and RT2 can be determined by using the following equations:

RT2 =
$$\frac{V_{VREF} \times RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{V_{LTF}} - \frac{1}{V_{TCO}}\right)}{RTH_{HOT} \times \left(\frac{V_{VREF}}{V_{TCO}} - 1\right) - RTH_{COLD} \times \left(\frac{V_{VREF}}{V_{LTF}} - 1\right)}$$

$$RT1 = \frac{\frac{V_{VREF}}{V_{LTF}} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$
(8)




Figure 18. TS Resistor Network



For example, 103AT NTC thermistors are used to monitor the battery pack temperature. Select $T_{COLD} = 0^{\circ}C$ and $T_{CUT_OFF} = 45^{\circ}C$; then we get $R_{T2} = 430$ k Ω , $R_{T1} = 9.31$ k Ω . A small RC filter is suggested to use for system-level ESD protection.

Timer Fault Recovery

The bq24610/7 provides a recovery method to deal with timer fault conditions. The following summarizes this method:

Condition 1: The battery voltage is above the recharge threshold and a timeout fault occurs.

Recovery Method: The timer fault clears when the battery voltage falls below the recharge threshold, and battery detection will begin. Taking CE low or a POR condition also clears the fault.

Condition 2: The battery voltage is below the recharge threshold and a timeout fault occurs.

Recovery Method: Under this scenario, the bq24610/7 applies the I_{FAULT} current to the battery. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, the bq24610/7 disables the fault current and executes the recovery method described in Condition 1. Taking CE low or a POR condition also clears the fault.

PG Output

The open-drain \overline{PG} (power-good) output indicates whether the VCC voltage is valid or not. The open-drain FET turns on whenever bq24610/7 has a valid VCC input (not in UVLO or ACOV or SLEEP mode). The \overline{PG} pin can be used to drive an LED or communicate to the host processor.

CE (Charge Enable)

The CE digital input is used to disable or enable the charge process. A high-level signal on this pin enables charge, provided all the other conditions for charge are met (see *Enabling and Disabling Charge*). A high-to-low transition on this pin also resets all timers and fault conditions. There is an internal 1-M Ω pulldown resistor on the CE pin, so if CE is floated the charge does not turn on.

Inductor, Capacitor, and Sense Resistor Selection Guidelines

The bq24610/7 provides internal loop compensation. With this scheme, best stability occurs when the LC resonant frequency, f_o , is approximately 12 kHz to 17 kHz for bq24610/7.

The following table provides a summary of typical LC components for various charge currents:

Table 2. Typical Inductor, Capacitor, and Sense Resistor Values as a Function of Charge Current for bq24610/7 (600 kHz Switching Frequency)

CHARGE CURRENT	2A	4A	6A	8A	10A
Output inductor L _O	6.8 µH	6.8 µH	4.7 µH	3.3 µH	3.3 µH
Output capacitor C _O	20 µF	20 μF	30 µF	40 µF	40 μF
Sense resistor	10 mΩ				

Charge Status Outputs

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in the Table 3. These status pins can be used to drive LEDs or communicate with the host processor. Note that OFF indicates that the open-drain transistor is turned off.

Table 3. STAT Pin Definition for bq24610/7

CHARGE STATE	STAT1	STAT2
Charge in progress	ON	OFF
Charge complete	OFF	ON
Charge suspend, timer fault, overvoltage, sleep mode, battery absent	OFF	OFF



Battery Detection

For applications with removable battery packs, bq24610/7 provides a battery-absent detection scheme to reliably detect insertion or removal of battery packs.




Figure 19. Battery Detection Flowchart

Once the device has powered up, an 8-mA discharge current is applied to the SRN terminal. If the battery voltage falls below the LOWV threshold within 1 second, the discharge source is turned off, and the charger is turned on at low charge current (125 mA). If the battery voltage rises above the recharge threshold within 500 ms, there is no battery present and the cycle restarts. If either the 500-ms or 1-second timer times out before its respective threshold is hit, a battery is detected and a charge cycle is initiated.






Figure 20. Battery Detect Timing Diagram

Care must be taken that the total output capacitance at the battery node is not so large that the discharge current source cannot pull the voltage below the LOWV threshold during the 1-second discharge time. The maximum output capacitance can be calculated as follows:

$$C_{\text{MAX}} = \frac{I_{\text{DISCH}} \times t_{\text{DISCH}}}{0.5 \times \left[1 + \frac{R_2}{R_1}\right]}$$
(10)

Where C_{MAX} is the maximum output capacitance, I_{DISCH} is the discharge current, t_{DISCH} is the discharge time, and R_2 and R_1 are the voltage feedback resistors from the battery to the VFB pin. The 0.5 factor is the difference between the RECHARGE and the LOWV thresholds at the VFB pin.

Example

For a 3-cell Li+ charger, with R2 = 500 k Ω , R1 = 100 k Ω (giving 12.6 V for voltage regulation), I_{DISCH} = 8 mA, t_{DISCH} = 1 second,

$$C_{MAX} = \frac{8mA \times 1sec}{0.5 \times \left[1 + \frac{500k}{100k}\right]} = 2.7 \text{ mF}$$
(11)

Based on these calculations, no more than 2.7 mF should be allowed on the battery node for proper operation of the battery detection circuit.

Component List for Typical System Circuit of Figure 1

PART DESIGNATOR	QTY	DESCRIPTION
Q1, Q2, Q3	3	P-channel MOSFET, -30 V, -35 A, PowerPAK 1212-8, Vishay-Siliconix, Si7617DN
Q4, Q5	2	N-channel MOSFET, 30 V, 12 A, PowerPAK 1212-8, Vishay-Siliconix, Sis412DN
D1	1	Diode, dual Schottky, 30 V, 200 mA, SOT23, Fairchild, BAT54C
D2, D3, D4	3	LED diode, green, 2.1 V, 20 mA, LTST-C190GKT
R _{AC} , R _{SR}	2	Sense resistor, 10 mΩ, 2010, Vishay-Dale, WSL2010R0100F
L1	1	Inductor, 6.8 μH, 5.5A, Vishay-Dale IHLP2525CZ



PART DESIGNATOR	QTY	DESCRIPTION
C8, C9, C12, C13	4	Capacitor, ceramic, 10 µF, 35 V, 20%, X7R
C4, C5	2	Capacitor, ceramic, 1 µF, 16 V, 10%, X7R
C1, C3, C6, C11	4	Capacitor, ceramic, 0.1 µF, 16 V, 10%, X7R
C2, C10	2	Capacitor, ceramic, 0.1 µF, 50 V, 10%, X7R
C7	1	Capacitor, ceramic, 1 µF, 50 V, 10%, X7R
C14, C15 (Optional)	2	Capacitor, ceramic, 0.1 µF, 50 V, 10%, X7R
C16	1	Capacitor, ceramic, 2.2 µF, 35V, 10%, X7R
C _{ff}	1	Capacitor, ceramic, 22 pF, 25V, 10%, X7R
C _{TTC}	1	Capacitor, ceramic, 0.056 μF, 16V, 5%, X7R
R1, R3, R5, R7	4	Resistor, chip, 100 k Ω , 1/16 W, 0.5%
R2	1	Resistor, chip, 500 k Ω , 1/16 W, 0.5%
R4	1	Resistor, chip, 32.4 kΩ, 1/16 W, 0.5%
R6	1	Resistor, chip, 10 k Ω , 1/16 W, 0.5%
R8	1	Resistor, chip, 22.1 kΩ, 1/16 W, 0.5%
R9	1	Resistor, chip, 9.31 kΩ, 1/16 W, 1%
R10	1	Resistor, chip, 430 k Ω , 1/16 W, 1%
R11, R12, R13, R18, R19	5	Resistor, chip, 10 k Ω , 1/16 W, 5%
R14, R15 (optional)	2	Resistor, chip, 100 k Ω , 1/16 W, 5%
R16	1	Resistor, chip, 100 Ω , 1/16 W, 5%
R17	1	Resistor, chip, 10 Ω , 1/4 W, 5%
R20	1	Resistor, chip, 2 Ω, 1 W, 5%



APPLICATION INFORMATION

Inductor Selection

The bq24610/7 has 600-kHz switching frequency to allow the use of small inductor and capacitor values. Inductor saturation current should be higher than the charging current (I_{CHG}) plus half the ripple current (I_{RIPPLE}):

$$I_{SAT} \ge I_{CHG} + (1/2)I_{RIPPLE}$$
 (12)

The inductor ripple current depends on input voltage (V_{IN}) , duty cycle $(D = V_{OUT}/V_{IN})$, switching frequency (f_s) and inductance (L):

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{f_S \times L}$$
(13)

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. For example, the battery charging voltage range is from 9 V to 12.6 V for a 3-cell battery pack. For 20-V adapter voltage, 10-V battery voltage gives the maximum inductor ripple current. Another example is a 4-cell battery, the battery voltage range is from 12 V to 16.8 V, and 12-V battery voltage gives the maximum inductor ripple current.

Usually inductor ripple is designed in the range of (20%–40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

The bq24610/7 has cycle-by-cycle charge undercurrent protection (UCP) by monitoring the charging-current sensing resistor to prevent negative inductor current. The typical UCP threshold is 5-mV falling edge corresponding to 0.5-A falling edge for a $10\text{-m}\Omega$ charging-current sensing resistor.

Input Capacitor

The input capacitor should have enough ripple-current rating to absorb input switching ripple current. The worst-case rms ripple current is half of the charging current when the duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst-case capacitor rms current I_{CIN} occurs where the duty cycle is closest to 50% and can be estimated by the following equation:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1-D)}$$
(14)

A low-ESR ceramic capacitor such as X7R or X5R is preferred for the input-decoupling capacitor and should be placed to the drain of the high-side MOSFET and source of the low-side MOSFET as close as possible. The voltage rating of the capacitor must be higher than the normal input voltage level. A 25-V or higher-rating capacitor is preferred for 20-V input voltage. $10-\mu F$ to $20-\mu F$ capacitance is suggested for typical of 3-A to 4-A charging current.

Output Capacitor

Output capacitor also should have enough ripple-current rating to absorb the output switching ripple current. The output capacitor rms current I_{COUT} is given:

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(15)

The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{o} = \frac{1}{8LCf_{s}^{2}} \left(V_{BAT} - \frac{V_{BAT}^{2}}{V_{IN}} \right)$$
(16)

At a certain input/output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

The bq24610/7 has an internal loop compensator. To get good loop stability, the resonant frequency of the output inductor and output capacitor should be designed between 12 kHz and 17 kHz. The preferred ceramic capacitor has a 25-V or higher rating, X7R or X5R for 4-cell application.



Power MOSFETs Selection

Two external N-channel MOSFETs are used for a synchronous switching battery charger. The gate drivers are internally integrated into the IC with 6 V of gate drive voltage. 30-V or higher-voltage rating MOSFETs are preferred for 20-V input voltage and 40-V or higher-rating MOSFETs are preferred for 20-V to 28-V input voltage.

Figure-of-merit (FOM) is usually used for selecting the proper MOSFET based on a tradeoff between the conduction loss and switching loss. For a top-side MOSFET, FOM is defined as the product of the MOSFET on-resistance, $r_{DS(on)}$, and the gate-to-drain charge, Q_{GD} . For a bottom-side MOSFET, FOM is defined as the product of the MOSFET on-resistance, $r_{DS(on)}$, and the total gate charge, Q_{G} .

$$FOM_{top} = R_{DS(on)} \times Q_{GD} \qquad FOM_{bottom} = R_{DS(on)} \times Q_{G}$$
(17)

The lower the FOM value, the lower the total power loss. Usually lower $r_{DS(on)}$ has higher cost with the same package size.

The top-side MOSFET loss includes conduction loss and switching loss. It is a function of duty cycle (D = V_{OUT}/V_{IN}), charging current (I_{CHG}), the MOSFET on-resistance $t_{DS(on)}$), input voltage (V_{IN}), switching frequency (f_S), turnon time (t_{on}) and turnoff time (t_{off}):

$$P_{top} = D \times I_{CHG}^{2} \times R_{DS(on)} + \frac{1}{2} \times V_{IN} \times I_{CHG} \times (t_{on} + t_{off}) \times f_{S}$$
(18)

The first item represents the conduction loss. Usually MOSFET $r_{DS(on)}$ increases by 50% with 100°C junction temperature rise. The second term represents the switching loss. The MOSFET turnon and turnoff times are given by:

$$t_{on} = \frac{Q_{SW}}{I_{on}}, t_{off} = \frac{Q_{SW}}{I_{off}}$$
(19)

where Q_{sw} is the switching charge, I_{on} is the turnon gate-driving current and I_{off} is the turnoff gate driving current. If the switching charge is not given in the MOSFET data sheet, it can be estimated by gate-to-drain charge (Q_{GD}) and gate-to-source charge (Q_{GS}):

$$Q_{SW} = Q_{GD} + \frac{1}{2} \times Q_{GS}$$
 (20)

Total gate-driving current can be estimated by the REGN voltage (V_{REGN}), MOSFET plateau voltage (V_{plt}), total turnon gate resistance (R_{on}), and turnoff gate resistance (R_{off}) of the gate driver:

$$I_{on} = \frac{V_{REGN} - V_{plt}}{R_{on}}, I_{off} = \frac{V_{plt}}{R_{off}}$$
(21)

The conduction loss of the bottom-side MOSFET is calculated with the following equation when it operates in synchronous continuous-conduction mode:

$$P_{\text{bottom}} = (1 - D) \times I_{\text{CHG}}^2 \times R_{\text{DS(on)}}$$
(22)

If the SRP-SRN voltage decreases below 5 mV (the charger is also forced into non-synchronous mode when the average SRP-SRN voltage is lower than 1.25 mV), the low-side FET is turned off for the remainder of the switching cycle to prevent negative inductor current.

As a result, all the freewheeling current goes through the body diode of the bottom-side MOSFET. The maximum charging current in non-synchronous mode can be up to 0.9 A (0.5 A typ) for a 10-m Ω charging-current sensing resistor, considering IC tolerance. Choose the bottom-side MOSFET with either an internal Schottky or body diode capable of carrying the maximum nonsynchronous-mode charging current.

MOSFET gate-driver power loss contributes to the dominant losses on the controller IC when the buck converter is switching. Choosing the MOSFET with a small Q_q total reduces the IC power loss to avoid thermal shutdown.

$$P_{ICLoss_driver} = V_{IN} \cdot Q_{g_total} \cdot f_{s}$$
(23)

where Q_{g_total} is the total gate charge for both upper and lower MOSFETs at 6-V V_{REGN} .



Input Filter Design

During adapter hot plug-in, the parasitic inductance and input capacitor from the adapter cable form a second-order system. The voltage spike at the VCC pin may be beyond the IC maximum voltage rating and damage the IC. The input filter must be carefully designed and tested to prevent an overvoltage event on the VCC pin. The ACP/ACN pins must be placed after the input ACFET in order to avoid overvoltage stress on these pins during hot-plug-in.

There are several methods for damping or limiting the overvoltage spike during adapter hot plug-in. An electrolytic capacitor with high ESR as an input capacitor can damp the overvoltage spike well below the IC maximum pin voltage rating. A high-current-capability TVS Zener diode can also limit the overvoltage level to an IC safe level. However these two solutions may not have low cost or small size.

A cost-effective and small size-solution is shown in Figure 21. The R1 and C1 are composed of a damping RC network to damp the hot plug-in oscillation. As a result, the overvoltage spike is limited to a safe level. D1 is used for reverse voltage protection for the VCC pin (it can be the body diode of input ACFET). C2 is VCC pin-decoupling capacitor and it should be placed as close as possible to the VCC pin. R2 and C2 form a damping RC network to further protect the IC from high dv/dt and high-voltage spike. The C2 value should be less than the C1 value so R1 can be dominant over the ESR of C1 to get enough damping effect for hot plug-in. The R1 and R2 packages must be sized to handle inrush-current power loss according to resistor manufacturer's datasheet. The filter component values always must be verified with the real application and minor adjustments may be needed to fit in the real application circuit.




Figure 21. Input Filter

PCB Layout

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high-frequency current-path loop (see Figure 22) is important to prevent electrical and magnetic field radiation and high-frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout of the PCB according to this specific order is essential.

- 1. Place the input capacitor as close as possible to switching MOSFET supply and ground connections and use the shortest possible copper trace connection. These parts should be placed on the same layer of the PCB instead of on different layers and using vias to make this connection.
- 2. The IC should be placed close to the switching MOSFET gate terminals to keep the gate-drive signal traces short for a clean MOSFET drive. The IC can be placed on the other side of the PCB from the switching MOSFETs.
- 3. Place the inductor input terminal as close as possible to the switching MOSFET output terminal. Minimize the copper area of this trace to lower electrical and magnetic field radiation, but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 4. The charging-current sensing resistor should be placed right next to the inductor output. Route the sense leads connected across the sensing resistor back to the IC in same layer, close to each other (minimize loop area) and do not route the sense leads through a high-current path (see Figure 23 for Kelvin connection for best current accuracy). Place the decoupling capacitor on these traces next to the IC.
- 5. Place the output capacitor next to the sensing resistor output and ground.
- 6. Output capacitor ground connections must be tied to the same copper that connects to the input capacitor ground before connecting to system ground.
- 7. Route the analog ground separately from the power ground and use a single ground connection to tie the charger power ground to the charger analog ground. Just beneath the IC, use the copper-pour for analog ground, but avoid power pins to reduce inductive and capacitive noise coupling. Connect analog ground to GND. Connect analog ground and power ground together using the thermal pad as the single ground.



- connection point. Or use a $0-\Omega$ resistor to tie analog ground to power ground (thermal pad should tie to analog ground in this case). A star connection under the thermal pad is highly recommended.
- 8. It is critical that the exposed thermal pad on the back side of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 9. Place decoupling capacitors next to the IC pins and make trace connection as short as possible.
- 10. Size and number of all vias should be enough for a given current path.





Figure 22. High-Frequency Current Path



To SRP - SRN pin or ACP - ACN pin

Figure 23. Sensing Resistor PCB Layout

See the EVM design (SLUU396) for the recommended component placement with trace and via locations. For the QFN information, see SCBA017 and SLUA271.



REVISION HISTORY

CI	nanges from Revision Original (December 2009) to Revision A	Pa	ge
•	Corrected equation for calculating RT2		20
•	Corrected equation for calculating I _{COUT}		25





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
BQ24610RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OAS	Samples
BQ24610RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OAS	Samples
BQ24617RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OFB	Samples
BQ24617RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OFB	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.





11-Apr-2013

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24610RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24610RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24610RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24610RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24617RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24617RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24617RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24617RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24610RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ24610RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ24610RGET	VQFN	RGE	24	250	210.0	185.0	35.0
BQ24610RGET	VQFN	RGE	24	250	210.0	185.0	35.0
BQ24617RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ24617RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ24617RGET	VQFN	RGE	24	250	210.0	185.0	35.0
BQ24617RGET	VQFN	RGE	24	250	210.0	185.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



RGE (S-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View
Exposed Thermal Pad Dimensions


4206344-3/AC 03/13

NOTES: A. All linear dimensions are in millimeters



RGE (S-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>