SLUSAF3 - DECEMBER 2010



# 5-A Step-Down Regulator with Integrated Switcher

Check for Samples: TPS53321

#### **FEATURES**

- 96% Maximum Efficiency
- Continuous 5-A Output Current
- Supports All MLCC Output Capacitor
- SmoothPWM™ Auto-Skip Eco-mode™ for Light-Load Efficiency
- Optimized Efficiency at Light and Heavy Loads
- Voltage Mode Control
- Supports Master-Slave Interleaved Operation
- Synchronization up to ±20% of Nominal Frequency
- Conversion Voltage Range Between 2.9 V and 6.0 V
- Soft-Stop Output Discharge During Disable
- Adjustable Output Voltage Ranging Between 0.6 V and 0.84 V × V<sub>IN</sub>
- Overcurrent, Overvoltage and Over-Temperature Protection
- Small 3 x 3, 16-Pin QFN Package
- Open-Drain Power Good Indication
- Internal Boot Strap Switch
- Low  $R_{DS(on)}$ , 24 m $\Omega$  with 3.3-V Input and 19-m $\Omega$  with 5-V Input
- · Supports Pre-bias Start-Up

# LOW VOLTAGE APPLICATIONS

- 5-V Step-down Rail
- 3.3-V Step-down Rail


#### DESCRIPTION

The TPS53321 provides a fully integrated 3-V to 5-V  $V_{IN}$  integrated synchronous FET converter solution with 16 total components, in 200 mm<sup>2</sup> of PCB area. Due to the low on-resistance and Tl's Proprietary SmoothPWM<sup>TM</sup> Skip mode of operation, it enables 96% peak efficiency, and over 90% efficiency at loads as light as 100 mA. It requires only two 22- $\mu$ F ceramic output capacitors for a power dense 5-A solution.

The TPS53321 features a 1.1-MHz switching frequency, skip mode operation support, pre-bias startup, internal softstart, output soft discharge, internal VBST switch, power good, EN/input UVLO, overcurrent, overvoltage, undervoltage and over-temperature protections and all ceramic output capacitor support. It supports supply voltage from 2.9 V to 3.5 V and conversion voltage from 2.9 V to 6.0 V, and output voltage is adjustable from 0.6 V to 0.84 V  $\times$  V<sub>IN</sub>.

The TPS53321 is available in the 3 mm  $\times$  3 mm 16-pin QFN package (Green RoHs compliant and Pb free) and operates between  $-40^{\circ}$ C and  $85^{\circ}$ C.

# TYPICAL APPLICATION CIRCUIT



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SmoothPWM. Eco-mode are trademarks of Texas Instruments.

SLUSAF3 - DECEMBER 2010 www.ti.com





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE	ORDERABLE DEVICE NUMBER	PINS OUTPUT SUPP		MINIMUM QUANTITY	ECO PLAN		
–40°C to	Plastic QFN	TPS53321RGTR	16	Tape and reel	3000	Green (RoHS and no Pb/Br)		
85°C	(RGT)	TPS53321RGTT		Mini reel	250	Green (Rons and no Pb/Br)		

# **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

			VALUE		UNIT	
			MIN	MAX		
	VIN, EN		-0.3	7		
Innut valtage range	VBST		-0.3	17	V	
Input voltage range	VBST(with resp	ect to SW)	-0.3	7	V	
	FB, PS, VDD	IBST (BST(with respect to SW)  IB, PS, VDD  IB, PS, VDD	-0.3	3.7		
	CW	DC	-0.3	7		
Output voltage range PG	SVV	Pulse < 20ns, E= 5μJ	-3	10		
	PGD	-0.3	7	V		
	COMP, SYNC		-0.3	3.7		
	PGND	DC Pulse < 20ns, E= 5μJ  Model (HBM)	-0.3	0.3		
Flacturatetia Disabanna	Human Body Mo	Pulse < 20ns, E= 5µJ  GD  COMP, SYNC  GND  Iuman Body Model (HBM)  Charged Device Model (CDM)  A		2000	V	
Electrostatic Discharge	Charged Device			500	V	
Ambient temperature	T <sub>A</sub>		-40	85	°C	
Storage temperature	T <sub>stg</sub>		<b>-</b> 55	150	°C	
Junction temperature	T <sub>J</sub>		-40	150	°C	
Lead temperature 1,6 m	m (1/16 inch) fron	n case for 10 seconds		300	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

			VALUE		LINUT
		MIN	NOM	MAX	UNIT
Input voltage range	VIN	2.9		6	
	VDD	2.9	3.3	3.5	
	VBST	-0.1		13.5	.,
	VBST(with respect to SW)	-0.1		6	V
	EN	-0.1		6	
	FB, PS	-0.1		3.5	
	SW	-1		6.5	
Output wells as as as	PGD	-0.1		6	
Output voltage range	COMP, SYNC	-0.1		3.5	V
	PGND	-0.1		0.1	
Junction temperature range,	$T_J$	-40		125	°C

Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated







**PACKAGE DISSIPATION RATINGS** 

PACKAGE	THERMAL IMPEDANCE, JUNCTION TO THERMAL PAD	THERMAL IMPEDANCE, JUNCTION TO CASE	THERMAL IMPEDANCE, JUNCTION TO AMBIENT
16-Pin Plastic QFN (RGT)	5°C/W	16°C/W	40°C/W

# TEXAS INSTRUMENTS

### **ELECTRICAL CHARACTERISTICS**

over recommended free-air temperature range,  $V_{IN} = 3.3 \text{ V}$ ,  $V_{VDD} = 3.3 \text{ V}$ , PGND = GND (Unless otherwise noted).

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY: VO	LTAGE, CURRENTS, and UVLO					
V <sub>IN</sub>	VIN supply voltage	Nominal input voltage range	2.9		6.0	V
I <sub>VINSDN</sub>	VIN shutdown current	EN = 'LO'			3	μΑ
V <sub>UVLO</sub>	VIN UVLO threshold	Ramp up; EN = 'HI'		2.8		V
V <sub>UVLOHYS</sub>	VIN UVLO hysteresis	VIN UVLO Hysteresis		130		mV
$V_{DD}$	Internal circuitry supply voltage	Nominal 3.3-V input voltage range	2.9	3.3	3.5	V
I <sub>DDSDN</sub>	VDD shut down current	EN = 'LO'			5	μA
I <sub>DD</sub>	Standby current	EN = 'HI', no switching		2.2	3.5	mA
V <sub>DDUVLO</sub>	3.3V UVLO threshold	Ramp up; EN ='HI'		2.8		V
V <sub>DDUVLOHYS</sub>	3.3V UVLO hysteresis			75		mV
VOLTAGE FE	EDBACK LOOP: VREF AND ER	ROR AMPLIFIER				
V <sub>VREF</sub>	VREF	Internal precision reference voltage		0.6		V
TOLV	VDEE Toloropes	0°C ≤ T <sub>A</sub> ≤ 85°C	-1%		1%	
TOLV <sub>REF</sub>	VREF Tolerance	-40°C ≤ T <sub>A</sub> ≤ 85°C	-1.25%		1.25%	
UGBW <sup>(1)</sup>	Unity gain bandwidth		14			MHz
A <sub>OL</sub> <sup>(1)</sup>	Open loop gain		80			dB
I <sub>FBINT</sub>	FB input leakage current	Sourced from FB pin			30	nA
I <sub>EAMAX</sub> <sup>(1)</sup>	Output sinking and sourcing current	C <sub>COMP</sub> = 20 pF		5		mA
SR <sup>(1)</sup>	Slew rate			5		V/µs
OCP: OVERO	CURRENT AND ZERO CROSSING				•	
I <sub>OCPL</sub>	Overcurrent limit on upper FET	When $I_{OUT}$ exceeds this threshold for 4 consecutive cycles. $V_{IN}$ =3.3 V, $V_{OUT}$ =1.5 V with 1- $\mu$ H inductor, $T_A$ = 25°C	6.0	6.5	7.0	А
Іосрн	One time overcurrent latch off on the lower FET	Immediately shut down when sensed current reach this value. $V_{IN}$ =3.3 V, $V_{OUT}$ =1.5 V with 1- $\mu$ H inductor, $T_A$ = 25°C	6.25	6.80	7.35	Α
tHICCUP	Hiccup time interval		12.5	14.5	16.5	ms
V <sub>ZXOFF</sub> <sup>(1)</sup>	Zero crossing comparator internal offset	PGND – SW, skip mode	-4.5	-3.0	-1.5	mV
PROTECTION	N: OVP, UVP, PGD, AND INTERN	AL THERMAL SHUTDOWN				
V <sub>OVP</sub>	Overvoltage protection threshold voltage	Measured at FB w/r/t VREF	114%	117%	120%	
V <sub>UVP</sub>	Undervoltage protection threshold voltage	Measured at FB w/r/t VREF	80%	83%	86%	
$V_{PGDL}$	PGD low threshold	Measured at FB w/r/t VREF	80%	83%	86%	
V <sub>PGDU</sub>	PGD upper threshold	Measured at FB w/r/t VREF.	114%	117%	120%	
V <sub>INMINPG</sub>	Minimum Vin voltage for valid PGD at start up.	Measured at V <sub>IN</sub> with 1-mA (or 2-mA) sink current on PGD pin at start up		1		V
THSD <sup>(1)</sup>	Thermal shutdown	Latch off controller, attempt soft-stop	130	140	150	°C
THSD <sub>HYS</sub> <sup>(1)</sup>	Thermal Shutdown hysteresis	Controller restarts after temperature has dropped		40		°C

<sup>(1)</sup> Ensured by design. Not production tested.

Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated


# **ELECTRICAL CHARACTERISTICS (continued)**

over recommended free-air temperature range,  $V_{IN} = 3.3 \text{ V}$ ,  $V_{VDD} = 3.3 \text{ V}$ , PGND = GND (Unless otherwise noted).

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC PINS:	I/O VOLTAGE AND CURRENT					
V <sub>PGPD</sub>	PGD pull down voltage	Pull-down voltage with 4-mA sink current		0.2	0.4	V
I <sub>PGLK</sub>	PGD leakage current	Hi-Z leakage current, apply 3.3-V in off state	-2	0	2	μΑ
R <sub>ENPU</sub>	Enable pull up resistor			1.35		ΜΩ
$V_{ENH}$	EN logic high threshold		1.10	1.18	1.30	V
V <sub>ENHYS</sub>	EN hysteresis			0.18	0.24	V
		Level 1 to level 2 <sup>(2)</sup>		0.12		
		Level 2 to level 3		0.4		
$PS_{THS}$	PS mode threshold voltage	Level 3 to level 4		0.8		V
		Level 4 to level 5		1.4		
		Level 5 to level 6		2.2		
I <sub>PS</sub>	PS source	10-μA pull-up current when enabled.	8	10	12	μΑ
f <sub>SYNCSL</sub>	Slave SYNC frequency range	Versus nominal switching frequency	-20%		20%	
PW <sub>SYNC</sub>	SYNC low pulse width			110		ns
I <sub>SYNC</sub>	SYNC pin sink current	T <sub>A</sub> = 25°C		10		μΑ
V <sub>SYNCTHS</sub> (3)	SYNC threshold	Falling edge		1.0		V
V <sub>SYNCHYS</sub> (3)	SYNC hysteresis			0.5		V
BOOT STRAI	P: VOLTAGE AND LEAKAGE CU	JRRENT			*	
I <sub>VBSTLK</sub>	VBST leakage current	V <sub>IN</sub> = 3.3V, V <sub>VBST</sub> = 6.6 V, T <sub>A</sub> = 25°C			1	μA
TIMERS: SS,	FREQUENCY, RAMP, ON-TIME	AND I/O TIMING				
t <sub>SS_1</sub>	Delay after EN asserting	EN = 'HI', master or HEF mode		0.2		ms
t <sub>SS_2</sub>	Delay after EN asserting	EN = 'HI', slave waiting time		0.5		ms
t <sub>SS_3</sub>	Soft-start ramp-up time	Rising from $V_{SS} = 0 \text{ V}$ to $V_{SS} = 0.6 \text{ V}$		0.4		ms
t <sub>PGDENDLY</sub>	PGD startup delay time	Rising from $V_{SS} = 0 \text{ V}$ to $V_{SS} = 0.6 \text{ V}$ , from $V_{SS}$ reaching 0.6 V to $V_{PGD}$ going high		1.2		ms
t <sub>OVPDLY</sub>	Overvoltage protection delay time	Time from FB out of +20% of VREF to OVP fault	1.0	1.7	2.5	μs
t <sub>UVPDLY</sub>	Undervoltage protection delay time	Time from FB out of -20% of VREF to UVP fault		11		μs
f <sub>SW</sub>	Switching frequency control	FCCM	0.99	1.1	1.21	MHz
	Ramp amplitude (3)	2.9 V < V <sub>IN</sub> < 6.0 V		V <sub>IN</sub> /4		V
	Minimum OFF the	FCCM or DE mode		100	140	
t <sub>MIN(off)</sub>	Minimum OFF time	HEF mode		175	250	ns
D	Maximum duty cycle, FCCM and DE mode	6 44 MHz 000 cT c 0000	84%	89%		
D <sub>MAX</sub>	Maximum duty cycle, HEF mode	- f <sub>SW</sub> = 1.1 MHz, 0°C ≤ T <sub>A</sub> ≤ 85°C	75%	81%		
R <sub>SFTSTP</sub>	Soft-discharge transistor resistance	V <sub>EN</sub> = Low, V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 0.5 V		60		Ω

See PS pin description for levels. Ensured by design. Not production tested.






# **PIN FUNCTIONS**

PI	N	I/O <sup>(1)</sup>	DESCRIPTION				
NAME	NO.						
AGND	11	G	Device analog ground terminal.				
COMP	9	0	Error amplifier compensation terminal. Type III compensation method is recommended for stability.				
EN	1	I	Enable. Internally pulled up to VDD with a 1.35-MΩ resistor.				
FB 10 I Voltage feedback. Also used for OVP, UVP and PGD determination.							
PGD	GD 3 O Power good output flag. Open drain output. Pull up to an external rail via a resistor.						
PGND	15		IC power GND terminal.				
PGND	16	Р	7 power GND terminal.				
PS 8		I	Mode configuration pin (with 10 $\mu$ A current): Connecting to ground: FCCM slave Pulled high or floating (internal pulled high): FCCM master Connect a 24.3-k $\Omega$ resistor to GND: DE slave Connect a 57.6-k $\Omega$ resistor to GND: HEF mode Connect a 105-k $\Omega$ resistor to GND: reserved mode Connect a 174-k $\Omega$ resistor to GND: DE master				
SYNC	2	В	Synchronization signal for input interleaving. Master SYNC pin sends out 180° out-of-phase signal to slave SYNC. SYNC frequency must be within ±20% of slave nominal frequency.				
	5						
SW	6	В	Output inductor connection to integrated power devices.				
	7						
VBST	4	Р	Supply input for high-side MOSFET (bootstrap terminal). Connect capacitor from this pin to SW terminal.				
VDD	12	Р	Input bias supply for analog functions.				
VIN	13 14	Р	Gate driver supply and power conversion voltage input.				

(1) I – Input; B – Bidirectional; O – Output; G – Ground; P – Supply (or Ground)

## **FUNCTIONAL BLOCK DIAGRAM**



SLUSAF3 - DECEMBER 2010 www.ti.com

# TEXAS INSTRUMENTS

#### TYPICAL CHARACTERISTICS

Inductor PCMC065T-1R0 (1  $\mu H,\,5.6$  mΩ) is used.




Figure 1. Efficiency vs. Output Current, Skip Mode,  $\rm V_{\rm IN} = 3.3~\rm V$ 




Figure 2. Efficiency vs. Output Current, FCCM,  $V_{IN}$  = 3.3 V




Figure 3. Efficiency vs. Output Current, Skip Mode,  $V_{\rm IN}$  = 5 V




Figure 4. Efficiency vs. Output Current, FCCM,  $V_{\text{IN}}$  = 5 V




Figure 5. Feedback Voltage vs. Ambient Temperature




Figure 6. Output Voltage Change vs. Output Current



# TYPICAL CHARACTERISTICS (continued)

Inductor PCMC065T-1R0 (1  $\mu$ H, 5.6 m $\Omega$ ) is used.




Figure 7. Frequency vs. Output Current at V<sub>IN</sub> = 3.3 V




Figure 9. Normal Start Up Waveform




Figure 8. Frequency vs. Output Current at  $V_{\text{IN}} = 5.0 \text{ V}$ 




Figure 10. Pre-Bias Start Up Waveform

SLUSAF3 -DECEMBER 2010 www.ti.com

# TEXAS INSTRUMENTS

# TYPICAL CHARACTERISTICS (continued)

Inductor PCMC065T-1R0 (1  $\mu$ H, 5.6 m $\Omega$ ) is used.




Figure 11. Soft-Stop Waveform




Figure 12. Safe Operating Area

#### APPLICATION INFORMATION

## **Application Circuit Diagram**




Figure 13. Typical 3.3-V input Application Circuit Diagram

#### Overview

The TPS53321 is a high-efficiency switching regulator with two integrated N-channel MOSFETs and is capable of delivering up to 5 A of load current. The TPS53321 provides output voltage between 0.6 V and 0.84  $\times$  V<sub>IN</sub> from 2.9 V to 6.0 V wide input voltage range.

This device employs five operation modes to fit various application needs. The *master/slave* mode enables a two-phase interleaved operation to reduce input ripple. The *skip* mode operation provides reduced power loss and increases the efficiency at light load. The unique, patented PWM modulator enables smooth light load to heavy load transition while maintaining fast load transient.

### **Operation Modes**

The TPS53321 offers five operation modes determined by the PS pin connections listed in Table 1.

PS PIN CONNECTION	OPERATION MODE	AUTO-SKIP AT LIGHT LOAD	MASTER/SLAVE SUPPORT		
GND	FCCM Slave		Slave		
24.3 kΩ to GND	DE Slave	Yes	Slave		
57.6 kΩ to GND	HEF Mode	Yes			
174 kΩ to GND	DE Master	Yes	Master		
Floating or pulled to VDD	FCCM Master		Master		

**Table 1. Operation Mode Selection** 

In forced continuous conduction mode (FCCM), the high-side FET is ON during the on-time and the low-side FET is ON during the off-time. The switching is synchronized to the internal clock thus the switching frequency is fixed.

In diode emulation (DE) mode, the high-side FET is ON during the on-time and low-side FET is ON during the off-time until the inductor current reaches zero. An internal zero-crossing comparator detects the zero crossing of inductor current from positive to negative. When the inductor current reaches zero, the comparator sends a signal to the logic control and turns off the low-side FET.

Copyright © 2010, Texas Instruments Incorporated





When the load is increased, the inductor current is always positive and the zero-crossing comparator does not send a zero-crossing signal. The converter enters into continuous conduction mode (CCM) when no zero-crossing is detected for two consecutive PWM pulses. The switching synchronizes to the internal clock and the switching frequency is fixed.

In high-efficiency (HEF) mode, the operation is the same as DE mode at light load. However, the converter does not synchronize to the internal clock during CCM. Instead, the PWM modulator determines the switching frequency.

## Eco-mode™ Light-Load Operation

In skip modes (DE and HEF) when the load current is less than one-half of the inductor peak current, the inductor current becomes negative by the end of off-time. During light load operation, the low-side MOSFET is turned off when the inductor current reaches zero. The energy delivered to the load per switching cycle is increased compared to the normal PWM mode operation and the switching frequency is reduced. The switching loss is reduced, thereby improving efficiency.

In both DE and HEF mode, the switching frequency is reduced in discontinuous conduction mode (DCM). When the load current is 0 A, the minimum switching frequency is reached. The difference between V<sub>VBST</sub> and V<sub>SW</sub> must be maintained at a value higher than 2.4 V.

### Forced Continuous Conduction Mode (FCCM)

When the PS pin is grounded or greater than 2.2 V, the TPS53321 is operating in forced continuous conduction mode in both light-load and heavy-load conditions. In this mode, the switching frequency remains constant over the entire load range, making it suitable for applications that need tight control of switching frequency at a cost of lower efficiency at light load.

#### Soft-Start

The soft-start function reduces the inrush current during the start up sequence. A slow-rising reference voltage is generated by the soft-start circuitry and sent to the input of the error amplifier. When the soft-start ramp voltage is less than 600 mV, the error amplifier uses this ramp voltage as the reference. When the ramp voltage reaches 600 mV, the error amplifier switches to a fixed 600-mV reference. The typical soft-start time is 400 µs.

#### Power Good

The TPS53321 monitors the voltage on the FB pin. If the FB voltage is between 83% and 117% of the reference voltage, the power good signal remains high. If the FB voltage falls outside of these limits, the internal open drain output pulls the power good pin (PGD) low.

During start-up, V<sub>IN</sub> must be higher than 1 V in order to have valid power good logic, and the power good signal is delayed for 1.2 ms after the FB voltage falls to within the power good limits. There is also 10-us delay during the shut down sequence.

## **Undervoltage Lockout (UVLO) Protection**

The TPS53321 provides undervoltage lockout (UVLO) protection for both power input (V<sub>IN</sub>) and bias input (VDD) voltage. If either of them is lower than the UVLO threshold voltage minus the hysteresis, the device shuts off. When the voltage rises above the threshold voltage, the device restarts. The typical UVLO rising threshold is 2.8 V for both V<sub>IN</sub> and V<sub>VDD</sub>. A hysteresis voltage of 130 mV for V<sub>IN</sub> and 75 mV for V<sub>VDD</sub> is also provided to prevent glitch.

#### **Overcurrent Protection**

The TPS53321 continuously monitors the current flowing through the high-side and the low-side MOSFETs. If the current through the high-side FET exceeds 6.5 A, the high-side FET turns off and the low-side FET turns on until the next PWM cycle. An overcurrent (OC) counter starts to increment each occurrence of an overcurrent event. The converter shuts down immediately when the OC counter reaches four. The OC counter resets if the detected current is less 6.5 A after an OC event.

Submit Documentation Feedback



SLUSAF3 -DECEMBER 2010 www.ti.com

Another set of overcurrent circuitry monitors the current flowing through low-side FET. If the current through the low-side FET exceeds 6.8 A, the overcurrent protection is enabled and immediately turns off both the high-side and the low-side FETs and shuts down the converter. The device is fully protected against overcurrent during both on-time and off-time. The device attempts to restart after a hiccup delay of 14.5 ms (typical). If the overcurrent condition clears before restart, the device starts up normally.

#### **Overvoltage Protection**

The TPS53321 monitors the voltage divided feedback voltage to detect overvoltage and undervoltage conditions. When the feedback voltage is greater than 117% of the reference, the high-side MOSFET turns off and the low-side MOSFET turns on. The output voltage then drops until it reaches the undervoltage threshold. At that point the low-side MOSFET turns off and the device enters a high-impedance state.

# **Undervoltage Protection**

When the feedback voltage is lower than 83% of the reference voltage, the undervoltage protection timer starts. If the feedback voltage remains lower than the undervoltage threshold voltage after 10 µs, the device turns off both the high-side and the low-side MOSFETs and goes into a high-impedance state. The device attempts to restart after a hiccup delay of 14.5 ms (typical).

## **Overtemperature Protection**

The TPS53321 continuously monitors the die temperature. If the die temperature exceeds the threshold value (140°C typical), the device shuts off. When the device temperature falls to 40°C below the overtemperature threshold, it restarts and returns to normal operation.

## **Output Discharge**

When the enable pin is low, the TPS53321 discharges the output capacitors through an internal MOSFET switch between SW and PGND while high-side and low-side MOSFETs remain off. The typical discharge switch-on resistance is 60  $\Omega$ . This function is disabled when  $V_{IN}$  is less than 1 V.

### Master/Slave Operation and Synchronization

Two TPS53321 can operate interleaved when configured as master/slave. The SYNC pins of the two devices are connected together for synchronization. In CCM, the master device sends the 180° out-of-phase pulse to the slave device through the SYNC pin, which determines the leading edge of the PWM pulse. If the slave device does not receive the SYNC pulse from the master device or if the SYNC connection is broken during operation, the slave device continues to operate using its own internal clock.

In DE mode, the master/slave switching node does not synchronize to each other if either one of them is operating in DCM. When both master and slave enter CCM, the switching nodes of the master and the slave synchronize to each other.

The SYNC pin of the slave device can also connect to external clock source within ±20% of the 1.1-MHz switching frequency. The falling edge of the SYNC triggers the rising edge of the PWM signal.

Copyright © 2010, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

## **External Components Selection**

#### 1. DETERMINE THE VALUE OF R1 AND R2

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in Figure 13. R1 is connected between the FB pin and the output, and R2 is connected between the FB pin and GND. The recommended value for R1 is from 1 k $\Omega$  to 5 k $\Omega$ . Determine R2 using equation in Equation 1.

$$R2 = \frac{0.6}{V_{OUT} - 0.6} \times R1 \tag{1}$$

#### 2. CHOOSE THE INDUCTOR

The inductance value should be determined to give the ripple current of approximately 20% to 40% of maximum output current. The inductor ripple current is determined by Equation 2:

$$I_{L(ripple)} = \frac{1}{L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(2)

The inductor also needs to have low DCR to achieve good efficiency, as well as enough room above peak inductor current before saturation.

#### 3. CHOOSE THE OUTPUT CAPACITOR(S)

The output capacitor selection is determined by output ripple and transient requirement. When operating in CC mode, the output ripple has three components:

$$V_{RIPPLE} = V_{RIPPLE(C)} + V_{RIPPLE(ESR)} + V_{RIPPLE(ESL)}$$
(3)

$$V_{RIPPLE(C)} = \frac{I_{L(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(4)

$$V_{RIPPLE(ESR)} = I_{L(ripple)} \times ESR$$
(5)

$$V_{RIPPLE(ESL)} = \frac{V_{IN} \times ESL}{L}$$
(6)

When ceramic output capacitors are used, the ESL component is usually negligible. In the case when multiple output capacitors are used, ESR and ESL should be the equivalent of ESR and ESL of all the output capacitor in parallel.

When operating in DCM, the output ripple is dominated by the component determined by capacitance. It also varies with load current and can be expressed as shown in Equation 7.

$$V_{RIPPLE(DCM)} = \frac{\left(\alpha \times I_{L(ripple)} - I_{OUT}\right)^{2}}{2 \times C_{OUT} \times f_{SW} \times I_{L(ripple)}}$$

where

α is the DCM on-time coefficient and can be expressed in Equation 8 (typical value 1.25)

$$\alpha = \frac{t_{ON(DCM)}}{t_{ON(CCM)}} \tag{8}$$

UDG-10055



www.ti.com

α x I<sub>L(ripple)</sub>

V<sub>RIPPLE</sub>

T1

α x T

Figure 14. DCM V<sub>OUT</sub> Ripple Calculation

#### 4. CHOOSE THE INPUT CAPACITOR

The selection of input capacitor should be determined by the ripple current requirement. The ripple current generated by the converter needs to be absorbed by the input capacitors as well as the input source. The RMS ripple current from the converter can be expressed in Equation 9.

$$I_{IN\left(ripple\right)} = I_{OUT} \times \sqrt{D \times \left(1 - D\right)}$$

where

$$D = \frac{V_{OUT}}{V_{IN}}$$
 (10)

To minimize the ripple current drawn from the input source, sufficient input decoupling capacitors should be placed close to the device. The ceramic capacitor is recommended because it provides low ESR and low ESL. The input voltage ripple can be calculated as shown in Equation 11 when the total input capacitance is determined.

$$V_{IN(ripple)} = \frac{I_{OUT} \times D}{f_{SW} \times C_{IN}}$$
(11)

# 5. COMPENSATION DESIGN

The TPS53321 uses voltage mode control. To effectively compensate the power stage and ensure fast transient response, Type III compensation is typically used.

The control to output transfer function can be described in Equation 12.

$$G_{CO} = 4 \times \frac{1 + s \times C_{OUT} \times ESR}{1 + s \times \left(\frac{L}{DCR + R_{LOAD}} + C_{OUT} \times (ESR + DCR)\right) + s^2 \times L \times C_{OUT}}$$
(12)

The output L-C filter introduces a double pole which can be calculated as shown in Equation 13.

$$f_{\rm DP} = \frac{1}{2 \times \pi \times \sqrt{L \times C_{\rm OUT}}} \tag{13}$$

The ESR zero can be calculated as shown in Equation 14.

SLUSAF3 - DECEMBER 2010 www.ti.com

$$f_{\mathsf{ESR}} = \frac{1}{2 \times \pi \times \mathsf{ESR} \times \mathsf{C}_{\mathsf{OUT}}} \tag{14}$$

Figure 15 and Figure 16 show the configuration of Type III compensation and typical pole and zero locations. Equation 16 through Equation 20 describe the compensator transfer function and poles and zeros of the Type III network.




Figure 15. Type III Compensation Network Configuration Schematic

Figure 16. Type III Compensation Gain Plot and Zero/Pole Placement

$$G_{EA} = \frac{\left(1 + s \times C_{1} \times (R_{1} + R_{3})\right)\left(1 + s \times R_{4} \times C_{2}\right)}{\left(s \times R_{1} \times (C_{2} + C_{3})\right) \times \left(1 + s \times C_{1} \times R_{3}\right) \times \left(1 + s \times R_{4} \frac{C_{2} \times C_{3}}{C_{2} + C_{3}}\right)}$$
(15)

$$f_{Z1} = \frac{1}{2 \times \pi \times R_4 \times C_2} \tag{16}$$

$$f_{Z2} = \frac{1}{2 \times \pi \times (R_1 + R_3) \times C_1} \cong \frac{1}{2 \times \pi \times R_1 \times C_1}$$

$$\tag{17}$$

$$f_{\mathsf{P}1} = 0 \tag{18}$$

$$f_{P2} = \frac{1}{2 \times \pi \times R_3 \times C_1} \tag{19}$$

$$f_{P3} = \frac{1}{2 \times \pi \times R_4 \times \left(\frac{C_2 \times C_3}{C_2 + C_3}\right)} \cong \frac{1}{2 \times \pi \times R_4 \times C_3}$$
(20)

The two zeros can be placed near the double pole frequency to cancel the response from the double pole. One pole can be used to cancel ESR zero, and the other non-zero pole can be placed at half switching frequency to attenuate the high frequency noise and switching ripple. Suitable values can be selected to achieve a compromise between high phase margin and fast response. A phase margin higher than 45 degrees is required for stable operation.

For DCM operation, a C3 between 56 pF and 150 pF is recommended for output capacitance between 20  $\mu$ F to 200  $\mu$ F.

Figure 17 shows the master/slave configuration schematic for a design with a 3.3-V input.




Figure 17. Master/Slave Configuration Schematic

SLUSAF3 - DECEMBER 2010 www.ti.com

# **Layout Considerations**

Good layout is essential for stable power supply operation. Follow these guidelines for a clean PCB layout:

- Separate the power ground and analog ground planes. Connect them together at one location.
- Use four vias to connect the thermal pad to power ground.
- Place VIN and VDD decoupling capacitors as close to the device as possible.
- Use wide traces for V<sub>IN</sub>, V<sub>OUT</sub>, PGND and SW. These nodes carry high current and also serve as heat sinks.
- Place feedback and compensation components as close to the device as possible.
- Keep analog signals (FB, COMP) away from noisy signals (SW, SYNC, VBST).
- Refer to TPS53321 evaluation module for a layout example.

Figure 18 shows and example layout for the TPS53321.




Figure 18. TPS53321 Layout Example

Submit Documentation Feedback

NSTRUMENTS



# **PACKAGE OPTION ADDENDUM**

11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Diawing		αιy	(2)		(3)		(4)	
TPS53321RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3321	Samples
TPS53321RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3321	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

7 til dilliononono aro momina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53321RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS53321RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	ckage Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53321RGTR	QFN	RGT	16	3000	367.0	367.0	35.0
TPS53321RGTT	QFN	RGT	16	250	210.0	185.0	35.0

# RGT (S-PVQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD 3,15 2,85 - A В 3,15 2,85 PIN 1 INDEX AREA TOP AND BOTTOM 0,20 REF. SEATING PLANE 0,08 0,05 0,00 Ċ 16 THERMAL PAD SIZE AND SHAPE SHOWN ON SEPARATE SHEET

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

12

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

13

- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

16X  $\frac{0,30}{0,18}$ 

0,50

0,10 M C A B 0,05 M C

4203495/H 10/11

F. Falls within JEDEC MO-220.



# RGT (S-PVQFN-N16)


# PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206349-7/S 04/13

NOTE: All linear dimensions are in millimeters



# RGT (S-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>