Dual High Efficiency Synchronous MOSFET Driver

Check for Samples: TPS51601A

FEATURES

- **High Voltage Synchronous Buck Driver**
- **Integrated Boost Switch for Bootstrap Action**
- **Adaptive Dead Time Control and Shoot-through Protection**
- **0.4-Ω Sink Resistance for Low-side Drive**
- **1.0-Ω Source Resistance for High-side Drive**
- **$\overline{SKIP}$ Pin to Improve Light-Load Efficiency**
- **Adaptive Zero-Crossing Detection for Optimal Light-Load Efficiency**
- **8-Pin 3 mm × 3 mm SON (DRB) Package**

APPLICATIONS

- **Mobile core regulator products**
- **High frequency DC-DC Converters**
- **High input voltage DC-DC converters**
- **Multiphase DC-DC converters**

DESCRIPTION

The TPS51601A is a synchronous buck MOSFET driver with integrated boost switch. This high-performance driver is capable of driving high-side and low-side side N-channel FETs with the highest speed and lowest switching loss. Adaptive dead-time control and shoot-through protection are included.

The TPS51601A is available in the space-saving 8-pin 3 mm × 3 mm SON package and operates between –40°C and 105°C.

SIMPLIFIED APPLICATION

UDG-11212

TPS51601A

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION[(1)(2)]

T$_A$	PACKAGE	ORDERABLE NUMBER	PINS	TRANSPORT MEDIA	MINIMUM QUANTITY	ECO PLAN
–40°C to 105°C	Plastic Small Outline No-Lead (SON)	TPS51601ADRBT	8	Tape-and-reel (large)	250	Green (RoHS and no Sb/Br)
		TPS51601ADRBR		Tape-and-reel (small)	3000	

(1) For the most current package and ordering information see the *Package Option Addendum* at the end of this document, or see the TI web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS[(1)(2)(3)]

		MIN	MAX	UNIT
Input voltage	VDD	-0.3	6	V
	PWM, $\overline{SKIP}$	-0.3	6	
Output voltages	BST to SW	-0.3	6	V
	DRVH to SW	-0.3	6	
	DRVL	-0.3	6	
	SW	-1	32	
Ground	GND	-0.3	0.3	V
Operating junction temperature, T$_J$		-40	125	°C
Storage temperature, T$_{stg}$		-55	150	°C

(1) Stresses beyond those listed in this table may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the RECOMMENDED OPERATING CONDITIONS table is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to the network ground terminal unless otherwise noted.
(3) Voltage values are with respect to the corresponding LL terminal.

THERMAL INFORMATION

	THERMAL METRIC[(1)]	TPS51601	UNITS
		DRB	
		8 PINS	
θ$_{JA}$	Junction-to-ambient thermal resistance[(2)]	42.6	°C/W
θ$_{JCtop}$	Junction-to-case (top) thermal resistance[(3)]	3.0	
θ$_{JB}$	Junction-to-board thermal resistance[(4)]	18.9	
ψ$_{JT}$	Junction-to-top characterization parameter[(5)]	62.1	
ψ$_{JB}$	Junction-to-board characterization parameter[(6)]	19.1	
θ$_{JCbot}$	Junction-to-case (bottom) thermal resistance[(7)]	12.7	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
(5) The junction-to-top characterization parameter, ψ$_{JT}$, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ$_{JA}$, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, ψ$_{JB}$, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ$_{JA}$, using a procedure described in JESD51-2a (sections 6 and 7).
(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Product Folder Link(s): TPS51601A

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
Input voltages	VDD	4.5		5.5	V
	PWM, $\overline{SKIP}$	-0.1		5.5	
Output voltages	BST to SW	-0.1		5.5	V
	DRVH to SW	-0.1		5.5	
	DRVL	-0.1		5.5	
	SW	-1		30	
Ground	GND	-0.1		0.1	V
Operating junction temperature, T_J		-40		105	°C

Product Folder Link(s): *TPS51601A*

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, V_{VDD} = 5.0 V (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY, UNDERVOLTAGE LOCKOUT						
I_{VDD}	VDD bias current	PWM = HI		160	220	μA
		PWM = LO		500		
		PWM = float		50		
$V_{UVLO(h)}$	VDD UVLO 'OK' threshold		3.5	3.7	3.9	V
$V_{UVLO(l)}$	VDD UVLO fault threshold		3.3	3.5	3.7	V
$V_{UVLO(hys)}$	VDD UVLO hysteresis			0.2		V
PWM INPUT						
$V_{IH(pwm)}$	HIGH-level PWM input		4.0			V
$V_{IL(pwm)}$	LOW-level PWM input				0.7	V
$R_{VDD-PWM}$	VDD-to-PWM resistance			30		kΩ
$R_{PWM-GND}$	PWM-to-GND resistance			20		kΩ
$V_{PWM(tri)}$	PWM tri-state voltage	PWM floating	1.5		2.5	V
$\overline{SKIP}$ INPUT						
$V_{IH(skip)}$	HIGH-level $\overline{SKIP}$ input logic		2.2			V
$V_{IL(\overline{skip})}$	LOW-level $\overline{SKIP}$ input logic				0.7	V
$IL_{\overline{SKIP}-GND}$	$\overline{SKIP}$-to-GND leakage	$V_{\overline{SKIP}}$ = 5 V			2	μA
GATE DRIVE OUTPUT						
R_{DRVH}	DRVH on resistance	Source resistance, $(V_{BST} - V_{LL})$ = 5 V, HIGH-state $(V_{BST} - V_{DRVH})$ = 0.1 V		1.0	2.5	Ω
		Sink resistance, $(V_{BST} - V_{LL})$ = 5 V, LOW-state $(V_{DRVH} - V_{LL})$ = 0.1 V		0.5	1.5	
R_{DRVL}	DRVL on resistance	Source resistance, $(V_{VDD} - GND)$ = 5 V, HIGH-state, $V_{VDD} - V_{DRVL}$ = 0.1V		0.8	1.5	Ω
		Sink resistance, VDD − GND = 5 V LOW-state, VDRVL − GND = 0.1 V		0.4	1.0	
TIMING CHARACTERISTICS						
t_{DRVH}	DRVH transition time	DRVH rising, C_{DRVH} = 3.3 nF		15	35	ns
		DRVH falling, C_{DRVH} = 3.3 nF		10	35	
t_{DRVL}	DRVL transition time	DRVL rising, C_{DRVL} = 3.3 nF		15	35	ns
		DRVL, falling, C_{DRVL} = 3.3 nF		10	35	
$t_{NONOVLP}$	Driver non-overlap time	DRVH LOW to DRVL HIGH	5	20		ns
		DRVL LOW to DRVH HIGH	5	20		
$t_{DLY(rise)}$	PWM rising to drive output delay	DCM mode: PWM rising to DRVH rising		25		ns
		CCM mode: PWM rising to DRVL falling		25		
$t_{DLY(fall)}$	PWM falling to drive output delay	PWM falling to DRVH falling		25		ns
t_{DLY1}	3-state propagation delay to LOW	PWM floating to PWM LOW		40		ns
t_{DLY2}	3-state propagation delay to HIGH	PWM floating ti PWM HIGH		50		ns
$t_{TS(hold)}$	3-state hold-off time	PWM entering tri-state from HIGH or LOW		150		ns
$t_{\overline{SKIP}(pdh)}$	$\overline{SKIP}$ LOW-to-HIGH propagation delay			15		ns
$t_{\overline{SKIP}(pdl)}$	$\overline{SKIP}$ HIGH-to-LOW propagation delay			15		ns
$t_{DRVH(min)}$	Minimum DRVH width				80	ns
$t_{DRVL(min)}$	Minimum DRVL width	Minimum DRVL width before Zero-crossing can turn OFF DRVL		400	500	ns
BOOT-STRAP SWITCH (BST)						
R_{BST}	BST switch on-resistance	I_{BST} = 10 mA	4	10	20	Ω
$I_{BST(leak)}$	BST switch leakage current	V_{BST} = 34 V, V_{SW} = 28 V			2	μA

Product Folder Link(s): *TPS51601A*

DEVICE INFORMATION

QFN (DRB) PACKAGE
8 PINS
(TOP VIEW)

PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME			
BST		I	High-side, N-channel FET bootstrap voltage input, supply for high-side driver
DRVH		O	High-side, N-channel FET gate drive output.
DRVL		O	Low-side, synchronous N-channel FET gate drive output
GND		–	Low-side, synchronous N-channel FET gate drive return and device ground.
PWM		I	PWM input. This defines the on-time for the high-side FET of the converter. Input is coming from PWM controller. A 3-state voltage on this pin turns OFF both the high-side (DRVH) and low-side drivers (DRVL)
PwrPAD		–	Thermal pad. This is a non-electrical pad and is recommended to be connected to GND.
$\overline{\text{SKIP}}$		I	If $\overline{\text{SKIP}}$ is LOW, then the inductor current zero-crossing is active and DRVL turns off when inductor current goes to zero. (discontinuous conduction mode active) If $\overline{\text{SKIP}}$ is HIGH, then the DRVL stays HIGH as long as PWM stays LOW. (forced continuous conduction mode)
SW		I/O	High-side N-channel FET gate drive return. Also used as input for sensing inductor current for zero-crossing.
VDD		I	5-V power supply input for the device.

FUNCTIONAL BLOCK DIAGRAM

UDG-11213

TYPICAL CHARACTERISTICS

Figure 1. PWM Rising to DRVL Falling

Figure 2. DRVL Falling to DRVH rising

Figure 3. PWM Falling to DRVH Falling

Figure 4. SW-Node Falling to DRVL Rising

Figure 5. 3-State Entry on DRVL

Figure 6. 3-State Entry on DRVH

Product Folder Link(s): TPS51601A

TYPICAL CHARACTERISTICS (continued)

Figure 7. 3-State Exit on DRVL

Figure 8. 3-State Exit on DRVH

Figure 9. FCCM Exit and SKIP Mode Entry

Figure 10. SKIP Mode Exit and FCCM Entry

Product Folder Link(s): *TPS51601A*

TYPICAL CHARACTERISTICS

For Figure 11 through Figure 16 high-side FET used is CSD17302Q5A and low-side FET used is CSD17303Q5.

Figure 11. Efficiency vs. Output Current

Figure 12. Efficiency vs. Output Current

Figure 13. Efficiency vs. Output Current

Figure 14. Efficiency vs. Output Current

Figure 15. Gate Driver Waveforms Using TPS51640 Controller and TPS51601A Driver at V_{IN} = 9 V

Figure 16. Gate Driver Waveforms Using TPS51640 Controller and TPS51601A Driver at V_{IN} = 20 V

DETAILED DESCRIPTION

UVLO

The TPS51601A includes an undervoltage lockout circuit that disables the driver and external power FETs in an OFF state when the input supply voltage, (V_{VDD}) is insufficient to drive external power FET reliably. During the power-up sequence, both gate drive outputs remain low until the VDD voltage reaches UVLO-H threshold, typically 3.7 V. Once the UVLO threshold is reached, the condition of the gate drive outputs is defined by the input PWM and $\overline{SKIP}$ signals. During the power-down sequence, the UVLO threshold is set lower, typically 3.5 V.

PWM Input

Once the input supply voltage is above the UVLO threshold, the gate drive outputs are defined by the PWM input and $\overline{SKIP}$ input. Prior to PWM going HIGH, both the gate drive outputs, (DRVH and DRVL) are held LOW. The DRVL is LOW until the first PWM HIGH pulse to support pre-biased start-up. Once PWM goes HIGH for the first time, DRVH goes HIGH. Then, when PWM goes LOW, DRVH goes LOW first. After the non-overlap time, DRVL goes HIGH.

**Figure 17. Continuous Conduction Mode Waveforms**

Figure 18. Discontinuous Conduction Mode Waveforms

SKIP/FCCM Mode Operation

The TPS51601A can be configured in two ways. When used as the external driver for Phase 1, this pin connects to the corresponding $\overline{SKIP}$ pin of the PWM controller. The $\overline{SKIP}$ pin is active low signal. This means when $\overline{SKIP}$ is low, then the zero crossing detection circuit of the driver is active. When $\overline{SKIP}$ is high, the zero-crossing detector is disabled and the converter operates in forced continuous conduction mode (FCCM).

Adaptive Zero-Crossing

The TPS51601A has an adaptive zero-crossing detector. Zero crossing accuracy is detected by checking the switch-node voltage at an appropriate time after the low-side FET is turned OFF by DRVL going low. Then the zero-crossing comparator offset is updated based on previous result. After several zero-crossing events, the comparator offset is optimized to give the best efficiency.

Adaptive Dead-Time Control (Anti-Cross Conduction)

The TPS51601A has an adaptive dead-time control logic to minimize the non-overlap time between DRVH and DRVL signals. The internal signal to the low-side driver goes HIGH only when the DRVH-SW voltage goes below approximately 1 V and DRVH goes below approximately 1 V to ensure the high-side MOSFET has turned OFF. Additional driver delays ensure that there is some non-overlap time between DRVH falling edge and DRVL rising edge. Similarly, the internal signal to the DRVH goes high only after DRVL-GND goes below 1 V.

Integrated Boost-Switch

To maintain a BST-SW voltage close to VDD (to get lower conduction losses on the high-side FET), the conventional diode from VDD to BST is replaced by a FET which is gated by DRVL signal.

APPLICATION INFORMATION

Figure 19 shows a typical application. Resistors R1 and R2 can be used if necessary to reduce the switch-node ringing.


Figure 19. Typical Application

UDG-11214

PCB Layout Guidelines

Figure 20 shows the primary current loops in each phase, numbered in order of importance. The most important loop to minimize the area of is Loop 1, the path from the input capacitor through the high-side and low-side FETs, and back to the capacitor through ground. Loop 2 is from the inductor through the output capacitor, ground and Q2. The layout of the low side gate drive (loops 3a and 3b) is important. The guidelines for gate drive layout are:

- Make the low-side gate drive as short as possible (1 inch or less preferred).
- Make the DRVL width to length ratio of 1:10, wider (1:5) if possible.
- If changing layers is necessary, use at least two vias.
- Decouple VDD to GND (C_D in Figure 20) with at ceramic capacitor with a value of least a 2.2-µF.

UDG-11040

Figure 20. Minimizing Current Loops

Product Folder Link(s): *TPS51601A*

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TPS51601ADRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	601A	Samples
TPS51601ADRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	601A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Reel Diameter

Reel Width (W1)

TAPE DIMENSIONS

Cavity

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51601ADRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51601ADRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51601ADRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS51601ADRBT	SON	DRB	8	250	210.0	185.0	35.0

DRB (S−PVSON−N8)   PLASTIC SMALL OUTLINE NO−LEAD

$\frac{3,15}{2,85}$ | A |

| B |

$\frac{3,15}{2,85}$

PIN 1 INDEX AREA
TOP AND BOTTOM

$\frac{1,00}{0,80}$

0,20 REF.

SEATING PLANE

| 0,08 |

$\frac{0,05}{0,00}$

| C |

8X $\frac{0,50}{0,30}$

| 0,65 |

1   4

THERMAL PAD

SIZE AND SHAPE
SHOWN ON SEPARATE SHEET

8   5

8X $\frac{0,37}{0,25}$

| ⊕ | 0,10 (M) | C | A | B |
| 0,05 (M) | C |

Bottom View

4203482−2/K 06/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B. This drawing is subject to change without notice.
         C. Small Outline No−Lead (SON) package configuration.

         D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

         E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

DRB (S−PVSON−N8)   PLASTIC SMALL OUTLINE NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

PIN 1 ORIENTATION FEATURE MAY VARY

Exposed Thermal Pad

1   4

8   5

1,65±0,10

2,40±0,10

Bottom View

Exposed Thermal Pad Dimensions

4206340−3/N 09/12

NOTE: All linear dimensions are in millimeters

DRB (S-PVSON-N8)   PLASTIC SMALL OUTLINE NO-LEAD

Example Board Layout

Note D

6x0,65

2,40

1,65   2,95

Non Solder Mask Defined Pad

R0,175

0,85   +

Example
Solder Mask Opening
(Note F)

Pad Geometry
(Note C)

0,07
all around

0,35

Example Stencil Design
0,125mm Stencil Thickness
(Note E)

0,3   6x0,65

R0,15   +

4x1,0

2,95

0,25   4x0,65

0,25

0,8

66% Printed Solder Coverage by Area

Center Pad Layout
(Note D)

Note D

5x⌀0,3

0,5

1,0

0,75

1,5

4207048-3/J 09/12

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC-7351 is recommended for alternate designs.
        D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN
            Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
            for specific thermal information, via requirements, and recommended board layout. These documents are available at
            www.ti.com <http://www.ti.com>.
        E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
        F. Customers should contact their board fabrication site for solder mask tolerances.

Texas
Instruments
www.ti.com

IMPORTANT NOTICE