

SLVS765A-OCTOBER 2008-REVISED MARCH 2013

LOW-POWER 16-CHANNEL CONSTANT-CURRENT LED SINK DRIVER

Check for Samples: TLC5925

FEATURES

- 16 Constant-Current Output Channels
- Constant Output Current Invariant to Load Voltage Change
- Excellent Output Current Accuracy:
 - Between Channels: < ±4% (Max)
 - Between ICs: < ±6% (Max)
- Constant Output Current Range: 3 mA to 45 mA
- Output Current Adjusted By External Resistor
- Fast Response of Output Current, OE (Min): 100 ns
- 30-MHz Clock Frequency

- Schmitt-Trigger Inputs
- 3.3-V to 5-V Supply Voltage
- Thermal Shutdown for Overtemperature Protection
- ESD Performance: 1-kV HBM

APPLICATIONS

- Gaming Machine / Entertainment
- General LED Applications
- LED Display Systems
- Signs LED Lighting
- White Goods

DESCRIPTION/ORDERING INFORMATION

The TLC5925 is designed for LED displays and LED lighting applications. The TLC5925 contains a 16-bit shift register and data latches, which convert serial input data into parallel output format. At the TLC5925 output stage, 16 regulated-current ports provide uniform and constant current for driving LEDs within a wide range of VF variations. Used in system design for LED display applications (e.g., LED panels), the TLC5925 provides great flexibility and device performance. Users can adjust the output current from 3 mA to 45 mA through an external resistor, R_{ext} , which gives flexibility in controlling the light intensity of LEDs. TLC5925 is designed for up to 17 V at the output port. The high clock frequency, 30 MHz, also satisfies the system requirements of high-volume data transmission.

The serial data is transferred into TLC5925 via SDI, shifted in the shift register, and transferred out via SDO. LE can latch the serial data in the shift register to the output latch. OE enables the output drivers to sink current.

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PW	Reel of 2000	TLC5925IPWR	Y5925	
-40°C to 85°C	W-SOIC - DW	Reel of 2000	TLC5925IDWR	PREVIEW	
	SSOP – DBQ	Reel of 2500	TLC5925IDBQR	TLC5925I	

Table 1. ORDERING INFORMATION⁽¹⁾

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

SLVS765A-OCTOBER 2008-REVISED MARCH 2013

www.ti.com



BLOCK DIAGRAM



EXAS

STRUMENTS

SLVS765A-OCTOBER 2008-REVISED MARCH 2013

DBQ, DW, OR PWP PACKAGE (TOP VIEW)							
				VDD R-EXT SDO OE OUT15 OUT15 OUT15 OUT17 OUT12 OUT11 OUT10 OUT9			
	12		13	<u> OUT8</u>			

Terminal Descriptions

TERMINAL NAME	DESCRIPTION
CLK	Clock input for data shift on rising edge
GND	Ground for control logic and current sink
LE	Data strobe input Serial data is transferred to the respective latch when LE is high. The data is latched when LE goes low. LE has an internal pull-down resistor.
ŌE	Output enable When \overline{OE} is active (low), the output drivers are enabled. When \overline{OE} is high, all output drivers are turned OFF (blanked). \overline{OE} has an internal pullup resistor.
OUT0-OUT15	Constant-current outputs
R-EXT	Input used to connect an external resistor (Rext) for setting output currents
SDI	Serial-data input to the Shift register
SDO	Serial-data output to the following SDI of next driver IC or to the microcontroller
VDD	Supply voltage

TEXAS INSTRUMENTS

SLVS765A-OCTOBER 2008-REVISED MARCH 2013

www.ti.com

Timing Diagram




Figure	1	Timing	Diagram
riguic	••	rinning	Diagram

CLK	LE	OE	SDI	OUT0OUT15OUT15	SDO
↑	Н	L	Dn	DnDn – 7Dn – 15	Dn – 15
↑	L	L	Dn + 1	No change	Dn – 14
1	н	L	Dn + 2	Dn + 2Dn – 5Dn – 13	Dn – 13
\downarrow	Х	L	Dn + 3	Dn + 2Dn – 5Dn – 13	Dn – 13
\downarrow	Х	Н	Dn + 3	off	Dn – 13

Table 2. Truth Table in Normal Operation



www.ti.com

Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{DD}	Supply voltage	0	7	V
VI	Input voltage	-0.4	$V_{DD} + 0.4$	V
Vo	Output voltage	-0.5	20	V
I _{OUT}	Output current		45	mA
I _{GND}	GND terminal current		750	mA
T _A	Free-air operating temperature range	-40	125	°C
TJ	Operating junction temperature range	-40	150	°C
T _{stg}	Storage temperature range	-55	150	°C

Power Dissipation and Thermal Impedance

				MIN	MAX	UNIT
			DBQ package		1.6	
P _D Power dissipation	Mounted on JEDEC 4-layer board (JESD 51-7), No airflow, $T_A = 25^{\circ}C$, $T_J = 125^{\circ}C$	DW package		2.2	W	
	$1.0 \text{ almost}, 1_{\text{A}} = 20 \text{ c}, 1_{\text{J}} = 120 \text{ c}$	PW package		1.1		
			DBQ package		99.8	
		Mounted on JEDEC 1-layer board (JESD 51-3), No airflow	DW package		80.5	
0	Thermal impedance,		PW package		118.8	°C/W
θ_{JA}	junction to free air		DBQ package		61.0	C/vv
		Mounted on JEDEC 4-layer board (JESD 51-7), No airflow	DW package		45.5	
			PW package		87.9	



www.ti.com

Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		TEST (CONDITIONS	MIN	MAX	UNIT
V_{DD}	Supply voltage			3	5.5	V
Vo	Output voltage	OUT0 to OUT15			17	V
I _O Output current	DO to at almost	V _O ≥ 0.6 V	3			
	Output current	utput current DC test circuit $V_0 \ge 1 V$	V _O ≥1 V		45	mA
I _{OH}	High-level output current	SDO	SDO			mA
I _{OL}	Low-level output current	SDO		1		mA
V _{IH}	High-level input voltage	CLK, OE, LE, and SDI		$0.7 \times V_{DD}$	V_{DD}	V
V _{IL}	Low-level input voltage	CLK, OE, LE, and SDI	$CLK, \overline{OE}, LE, and SDI$		$0.3 \times V_{DD}$	V
t _R	Rise Time	CLK			500	ns
t _F	Fall Time	CLK			500	ns

Recommended Timing

 V_{DD} = 3 V to 5.5 V (unless otherwise noted)

		TEST CONDITIONS	MIN	MAX	UNIT
t _{w(L)}	LE pulse duration		15		ns
t _{w(CLK)}	CLK pulse duration		15		ns
t _{w(OE)}	OE pulse duration		300		ns
t _{su(D)}	Setup time for SDI		3		ns
t _{h(D)}	Hold time for SDI		2		ns
t _{su(L)}	Setup time for LE		5		ns
t _{h(L)}	Hold time for LE		5		ns
f _{CLK}	Clock frequency	Cascade operation		30	MHz

www.ti.com

Electrical Characteristics

 V_{DD} = 3 V, T_{J} = –40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
V _{DD}	Input voltage			3		5.5	V
Vo	Output voltage					17	V
		V _O ≥ 0.6 V		3			
lo	Output current	V _O ≥1V				45	mA
I _{OH}	High-level output current, source			-1			
I _{OL}	Low-level output current, sink			1			mA
V _{IH}	High-level input voltage			$0.7 \times V_{DD}$		V_{DD}	
V _{IL}	Low-level input voltage			GND		$0.3 \times V_{DD}$	V
			$T_J = 25^{\circ}C$			0.5	
l _{leak}	Output leakage current	V _{OH} = 17 V	T _J = 125°C			2	μA
V _{OH}	High-level output voltage	SDO, I _{OL} = -1 mA		V _{DD} - 0.4			V
V _{OL}	Low-level output voltage	SDO, I _{OH} = 1 mA				0.4	V
I _{O(1)}	Output current 1	V_{OUT} = 0.6 V, R_{ext} =	V_{OUT} = 0.6 V, R_{ext} = 1680 Ω		13		mA
	Output current error, die-die	$I_{OL} = 13 \text{ mA}, V_O = 0.1$ $T_J = 25^{\circ}\text{C}$		±3	±6	%	
	Output current error, channel-to- channel	$I_{OL} = 13 \text{ mA}, V_O = 0.1$ $T_J = 25^{\circ}\text{C}$	6 V, R _{ext} = 1680 Ω,		±1.5	±4	%
	Output current 2	V _O = 0.8 V, R _{ext} = 84	0 Ω		26	26	mA
I _{O(2)}	Output current error, die-die	$I_{OL} = 26 \text{ mA}, V_O = 0.$ $T_J = 25^{\circ}\text{C}$	8 V, R _{ext} = 840 Ω,		±3	±6	%
	Output current error, channel-to- channel	$I_{OL} = 26 \text{ mA}, V_O = 0.$ $T_J = 25^{\circ}\text{C}$	8 V, R _{ext} = 840 Ω,		±1.5	17 45 0.3 × V _{DD} 0.3 × V _{DD} 0.5 2 4	%
I _{OUT} vs	Output current vs	$V_{O} = 1 V \text{ to } 3 V, I_{O} =$	= 13 mA		±0.1	45 V _{DD} 0.3 × V _{DD} 0.5 2 0.5 2 0.4 ±6 ±4 ±6 ±4 ±6 ±4	0/ /\/
V _{OUT}	output voltage regulation	$V_{DD} = 3.0 \text{ V to } 5.5 \text{ V},$	I _O = 13 mA to 45 mA		±1		%/V
	Pullup resistance	OE			500		kΩ
	Pulldown resistance	LE			500		kΩ
T _{sd}	Overtemperature shutdown ⁽¹⁾			150	175	200	°C
T _{hys}	Restart temperature hysteresis				15		°C
		R _{ext} = Open			7	10	
I _{DD}	Supply current	R _{ext} = 1680 Ω			9	12	mA
V _{OL} I _{O(1)} I _{O(2)} I _{OUT} VS V _{OUT} T _{sd} T _{hys} I _{DD}		R _{ext} = 840 Ω			11	13	
C _{IN}	Input capacitance	$V_{I} = V_{DD}$ or GND, CL	K, SDI, SDO, OE			10	pF

(1) Specified by design



www.ti.com

Electrical Characteristics

 V_{DD} = 5.5 V, T_{J} = –40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST (CONDITIONS	MIN	TYP	MAX	UNIT	
V _{DD}	Input voltage			3		5.5	V	
Vo	Output voltage					17	V	
		V _O ≥ 0.6 V		3				
lo	Output current	V _O ≥1V				45	mA	
I _{OH}	High-level output current, source			-1				
I _{OL}	Low-level output current, sink			1			mA	
V _{IH}	High-level input voltage			0.7 × V _{DD}		V _{DD}	V	
V _{IL}	Low-level input voltage			GND		$03 \times V_{DD}$	V	
			$T_J = 25^{\circ}C$			0.5		
l _{leak}	Output leakage current	V _{OH} = 17 V	T _J = 125°C			2	μA	
V _{OH}	High-level output voltage	SDO, I _{OL} = -1 mA		V _{DD} - 0.4			V	
V _{OL}	Low-level output voltage	SDO, I _{OH} = 1 mA				0.4	V	
	Output current 1	$V_{OUT} = 0.6 V, R_{ext} =$	1680 Ω		13		mA	
I _{O(1)}	Output current error, die-die	$I_{OL} = 13 \text{ mA}, V_O = 0.0$ $T_J = 25^{\circ}\text{C}$		±3	±6	%		
	Output current error, channel-to- channel	$I_{OL} = 13 \text{ mA}, V_O = 0.0$ $T_J = 25^{\circ}\text{C}$	6 V, R _{ext} = 1680 Ω,		±1.5	$ \begin{array}{c} 17\\ 45\\ \hline V_{DD}\\ 03 \times V_{DD}\\ 0.5\\ 2\\ \hline 0.4\\ 13\\ \pm 3 \qquad \pm 6\\ 1.5 \qquad \pm 4\\ 26\\ \pm 3 \qquad \pm 6\\ 1.5 \qquad \pm 4\\ 26\\ \pm 3 \qquad \pm 6\\ 1.5 \qquad \pm 4\\ 0.1 \\ \pm 1 \\ 00\\ \hline 00\\ 75 \qquad 200\\ 15\\ 9 \qquad 11\\ \end{array} $	%	
	Output current 2	V _O = 0.8 V, R _{ext} = 84	-0 Ω		26		mA	
I _{O(2)}	Output current error, die-die	$I_{OL} = 26 \text{ mA}, V_O = 0.8$ $T_J = 25^{\circ}\text{C}$	8 V, R _{ext} = 840 Ω,		±3	±6	%	
	Output current error, channel-to- channel	$I_{OL} = 26 \text{ mA}, V_O = 0.8$ $T_J = 25^{\circ}\text{C}$	8 V, R _{ext} = 840 Ω,		±1.5	5.5 17 45 V _{DD} 03 × V _{DD} 0.5 2 0.4 ±6 ±4 ±6 ±4 200 200 111 14 16	%	
l _{OUT} vs	Output current vs	$V_{O} = 1 V \text{ to } 3 V \text{ , } I_{O} =$	= 26 mA		±0.1		0/ 1/	
V _{OUT}	output voltage regulation	$V_{DD} = 3.0 \text{ V to } 5.5 \text{ V},$	$I_0 = 13 \text{ mA to } 45 \text{ mA}$		±1	45 V _{DD} 03 × V _{DD} 0.5 2 0.4 ±6 ±4 ±6 ±4 200 200 11 14	%/V	
	Pullup resistance	ŌE			500		kΩ	
	Pulldown resistance	LE			500		kΩ	
T _{sd}	Overtemperature shutdown ⁽¹⁾			150	175	200	°C	
T _{hys}	Restart temperature hysteresis				15		°C	
		R _{ext} = Open			9	11		
I _{DD}	Supply current	R _{ext} = 1680 Ω			12	14		
		R _{ext} = 840 Ω		14	16			
C _{IN}	Input capacitance	$V_I = V_{DD}$ or GND, CL	K, SDI, SDO, OE			10	pF	

(1) Specified by design

www.ti.com

Switching Characteristics

 V_{DD} = 3 V, T_{J} = –40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH1}	Low-to-high propagation delay time, CLK to OUTn		30	45	60	ns
t _{PLH2}	Low-to-high propagation delay time, LE to OUTn		30	45	60	ns
t _{PLH3}	Low-to-high propagation delay time, OE to OUTn		30	45	60	ns
t _{PLH4}	Low-to-high propagation delay time, CLK to SDO			30	40	ns
t _{PHL1}	High-to-low propagation delay time, CLK to OUTn		40	65	100	ns
t _{PHL2}	High-to-low propagation delay time, LE to OUTn		40	65	100	ns
t _{PHL3}	High-to-low propagation delay time, OE to OUTn		40	65	100	ns
t _{PHL4}	High-to-low propagation delay time, CLK to SDO			30	40	ns
t _{w(CLK)}	Pulse duration, CLK	V _{IH} = V _{DD} , V _{IL} = GND,	15			ns
t _{w(L)}	Pulse duration LE	$R_{ext} = 840 \Omega, V_1 = 4 V,$	15			ns
t _{w(OE)}	Pulse duration, OE	$R_{L} = 88 \Omega, C_{L} = 10 \text{ pF}$	300			ns
t _{h(D)}	Hold time, SDI		2			ns
t _{su(D)}	Setup time, SDI		3			ns
t _{h(L)}	Hold time, LE		5			ns
t _{su(L)}	Setup time, LE		5			ns
t _r	Rise time, CLK ⁽¹⁾				500	ns
t _f	Fall time, CLK ⁽¹⁾				500	ns
t _{or}	Rise time, outputs (off)		35	50	70	ns
t _{of}	Rise time, outputs (on)		15	50	120	ns
f _{CLK}	Clock frequency	Cascade operation			30	MHz

(1) If the devices are connected in cascade and t_r or t_f is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

Switching Characteristics

 V_{DD} = 5.5 V, T_{J} = –40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH1}	Low-to-high propagation delay time, CLK to OUTn		20	35	55	ns
t _{PLH2}	Low-to-high propagation delay time, LE to OUTn		20	35	55	ns
t _{PLH3}	Low-to-high propagation delay time, OE to OUTn		20	35	55	ns
t _{PLH4}	Low-to-high propagation delay time, CLK to SDO			20	30	ns
t _{PHL1}	High-to-low propagation delay time, CLK to OUTn		15	28	42	ns
t _{PHL2}	High-to-low propagation delay time, LE to OUTn		15	28	42	ns
t _{PHL3}	High-to-low propagation delay time, OE to OUTn		15	28	42	ns
t _{PHL4}	High-to-low propagation delay time, CLK to SDO			20	30	ns
t _{w(CLK)}	Pulse duration, CLK	$V_{IH} = V_{DD}, V_{II} = GND,$	10			ns
t _{w(L)}	Pulse duration LE	$R_{ext} = 840 \Omega, V_1 = 4 V,$	10			ns
t _{w(OE)}	Pulse duration, OE	$R_{L} = 88 \Omega, C_{L} = 10 \text{ pF}$	200			ns
t _{h(D)}	Hold time, SDI		2			ns
t _{su(D)}	Setup time, SDI		3			ns
t _{h(L)}	Hold time, LE		5			ns
t _{su(L)}	Setup time, LE		5			ns
t _r	Rise time, CLK ⁽¹⁾				500	ns
t _f	Fall time, CLK ⁽¹⁾				500	ns
t _{or}	Rise time, outputs (off)		25	45	65	ns
t _{of}	Rise time, outputs (on)		7	12	20	ns
f _{CLK}	Clock frequency	Cascade operation			30	MHz


(1) If the devices are connected in cascade and t_r or t_f is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

STRUMENTS

EXAS



PARAMETER MEASUREMENT INFORMATION










Figure 3. Test Circuit for Switching Characteristics

SLVS765A-OCTOBER 2008-REVISED MARCH 2013



PARAMETER MEASUREMENT INFORMATION (continued)



TYPICAL CHARACTERISTICS



APPLICATION INFORMATION

Operating Principles

Constant Current

In LED display applications, TLC5925 provides nearly no current variations from channel to channel and from IC to IC. While $I_{OUT} \le 45$ mA, the maximum current skew between channels is less than ±5% and between ICs is less than ±6%.

Adjusting Output Current

TLC5925 sets I_{OUT} based on the external resistor R_{ext} . Users can follow the below formulas to calculate the target output current $I_{OUT,target}$ in the saturation region:

I_{OUT.target} = (1.21 V / R_{ext}) × 18, where R_{ext} is the external resistance connected between R-EXT and GND.

Therefore, the default current is approximately 26 mA at 840 Ω and 13 mA at 1680 Ω . The default relationship after power on between I_{OUT,target} and R_{ext} is shown in Figure 6.




Figure 6. Default Relationship Curve Between I_{OUT,target} and R_{ext} After Power Up

TLC5925



SLVS765A-OCTOBER 2008-REVISED MARCH 2013

www.ti.com

Propagation Delay Times




Figure 7. CLK to OUT7







Figure 8. \overline{OE} to $\overline{OUT1}$







7-Jun-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC5925IDBQR	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLC59251	Samples
TLC5925IDBQRG4	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLC59251	Samples
TLC5925IDWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC59251	Samples
TLC5925IDWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC59251	Samples
TLC5925IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5925	Samples
TLC5925IPWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5925	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



7-Jun-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5925IDBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC5925IDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

8-Apr-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5925IDBQR	SSOP	DBQ	24	2500	367.0	367.0	38.0
TLC5925IDWR	SOIC	DW	24	2000	367.0	367.0	45.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.





NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





All linear dimensions are in millimeters. Α.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated