



#### www.ti.com

# **Power Management IC for Li-Ion Powered Systems**

## FEATURES

- 1.6A, 97% Efficient Step-Down Converter for System Voltage (VDCDC1)
  - 3.3V or 2.8V or Adjustable
- 0.8A, up to 95% Efficient Step-Down Converter for Memory Voltage (VDCDC2)
  - 1.8V or 2.5V or Adjustable
- 0.8A, 90% Efficient Step-Down Converter for Processor Core (VDCDC3)
- adjustable output voltage on VDCDC3
- 30mA LDO for Vdd\_alive
- 2 x 200mA General Purpose LDOs (LDO1 and LDO2)
- Dynamic Voltage Management for Processor Core
- LDO1 and LDO2 Voltage Externally Adjustable
- Separate Enable Pins for Inductive Converters
- 2.25MHz Switching Frequency
- 85µA Quiescent Current
- Thermal Shutdown Protection

## **APPLICATIONS**

- Cellular/Smart Phone
- GPS

A


- Digital Still Camera
- Split Supply DSP and μP Solutions
- Samsung ARM-Based Processors, etc.

## DESCRIPTION

The TPS650250 is an integrated Power Management IC for applications powered by one Li-Ion or Li-Polymer cell, which require multiple power rails. The TPS650250 provides three highly efficient, step-down converters targeted at providing the core voltage, peripheral, I/O and memory rails in a processor based system. All three step-down converters enter a low power mode at light load for maximum efficiency across the widest possible range of load currents. The converters can be forced into fixed frequency PWM mode by pulling the MODE pin high.

The TPS650250 also integrates two general purpose 200mA LDO voltage regulators, which are enabled with an external input pin. Each LDO operates with an input voltage range between 1.5V and 6.5V allowing them to be supplied from one of the step-down converters or directly from the battery. The output voltage of the LDOs can be set with an external resistor divider for maximum flexibility. Additionally there is a 30mA LDO typically used to provide power in a processor based system to a voltage rail that is always on. TPS650250 comes in a small 5mm x 5mm 32 pin QFN package (RHB).

### **Functional Block Diagram**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## **TPS650250**



## SLVS843-DECEMBER 2008



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	VOLTAGE AT DCDC3	OUTPUT CURRENT ON DCDC1 / DCDC2 / DCDC3	VOLTAGE AT VDD_ALIVE	PACKAGE	PART NUMBER <sup>(2)</sup>
–40°C to 85°C	Adjustable	1.6A / 0.8A / 0.8A	1V	32 Pin QFN (RHB)	TPS650250RHB

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) The RHB package is available in tape and reel. Add R suffix (TPS650250RHBR) to order quantities of 3000 parts per reel. Add T suffix (TPS650250RHBT) to order quantities of 250 parts per reel.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		VALUE	UNIT
	Input voltage range on all pins except A/PGND pins with respect to AGND	-0.3 to 7	V
	Voltage range on pins VLDO1, VLDO2, FB_LDO1, FB_LDO2	-0.3 to 3.6	V
	Current at VINDCDC1, L1, PGND1, VINDCDC2, L2, PGND2, VINDCDC3, L3, PGND3	2000	mA
	Peak current at all other pins	500	mA
	Continuous total power dissipation	See Dissipation Rating Table	
$T_A$	Operating free-air temperature	-40 to 85	°C
TJ	Maximum junction temperature	125	°C
T <sub>st</sub>	Storage temperature	-65 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **DISSIPATION RATINGS**

PACKAGE <sup>(1)</sup>	$R_{\theta JA}$	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
RHB	35K/W	2.85W	28mW/K	1.57W	1.14W

(1) The thermal resistance junction to ambient of the RHB package is measured on a high K board. The thermal resistance junction to power pad is 1.5k/W.

## **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
$V_{CC}$	Input voltage range step-down converters, VINDCDC1, VINDCDC2, VINDCDC3	2.5		6.0	V
	Output voltage range for step-down converter, VDCDC1 <sup>(1)</sup>	0.6		VINDCDC1	V
Vo	Output voltage range for mem step-down converter, VDCDC2 <sup>(1)</sup>	0.6		VINDCDC2	V
	Output voltage range for core step-down converter, VDCDC3	0.6		VINDCDC3	V
VI	Input voltage range for LDOs, VINLDO1, VINLDO2	1.5		6.5	V
Vo	Output voltage range for LDOs	1		3.3	V
I <sub>O</sub>	Output current at L, V1DCDC1			1600	mA
L1	Inductor at L1 <sup>(2)</sup>	1.5	2.2		μH
CI	Input capacitor at VINDCDC1 <sup>(2)</sup>	10			μF
Co	Output capacitor at VDCDC1 <sup>(2)</sup>	10	22		μF
I <sub>O</sub>	Output current at L2, VDCDC2			800	mA
L2	Inductor at L2 <sup>(2)</sup>	1.5	2.2		μH
CI	Input capacitor at VINDCDC2 (2)	10			μF
Co	Output capacitor at VDCDC2 (2)	10	22		μF
I <sub>O</sub>	Output current at L3, VDCDC3			800	mA
L3	Inductor at L3 <sup>(2)</sup>	1.5	2.2		μH
CI	Input capacitor at VINDCDC3 <sup>(2)</sup>	10			μF
Co	Output capacitor at VDCDC3 (2)	10	22		μF
CI	Input capacitor at VCC <sup>(2)</sup>	1			μF
CI	Input capacitor at VINLDO <sup>(2)</sup>	1			μF
Co	Output capacitor at VLDO1, VLDO2 <sup>(2)</sup>	2.2			μF
I <sub>O</sub>	Output current at VLDO1, VLDO2			200	mA
Co	Output capacitor at Vdd_alive <sup>(2)</sup>	2.2			μF
lo	Output current at Vdd_alive			30	mA
T <sub>A</sub>	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C
$R_{CC}$	Resistor from VINDCDC3, VINDCDC2, VINDCDC1 to $V_{CC}$ used for filtering <sup>(3)</sup>		1	10	Ω

(1)

When using an external resistor divider at DEFDCDC2, DEFDCDC1. See applications section for more information, for  $V_0 > 2.85V$  choose  $3.3\mu$ H inductor. Up to 2.5mA can flow into  $V_{CC}$  when all 3 converters are running in PWM, this resistor will cause the UVLO threshold to be shifted (1) (2) (3) accordingly.



SLVS843-DECEMBER 2008

## **ELECTRICAL CHARACTERISTICS**

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ , typical values are at  $T_A = 25^{\circ}C$  (unless otherwise noted)

F	ARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
V <sub>IH</sub>	High level input voltage			1.45		VCC	V
V <sub>IL</sub>	Low level input voltage			0		0.4	V
I <sub>H</sub>	Input bias current				0.01	0.1	μA
SUPPLY P	NS: VCC, VINDCDC1, V	/INDCDC2, VINDCDC3					
		PFM All 3 DCDC converters enabled, zero load and no switching, LDOs enabled			135	170	
I <sub>(qPFM)</sub>	Operating quiescent	PFM All 3 DCDC converters enabled, zero load and no switching, LDO1, LDO2 = OFF, Vdd_alive = ON	- V <sub>CC</sub> = 3.6V -		75	100	
	current	PFM DCDC1 and DCDC2 converters enabled, zero load and no switching, LDO1, LDO2 = OFF, Vdd_alive = ON			55	80	μA
		PFM DCDC1 converter enabled, zero load and no switching, LDO1, LDO2 = OFF, Vdd_alive = ON			40	60	
		All 3 DCDC converters enabled & running in PWM, LDOs off			2		mA
I <sub>VCC(PWM)</sub>	Current into V <sub>CC</sub> ; PWM	PWM DCDC1 and DCDC2 converters enabled and running in PWM, LDOs off	V <sub>CC</sub> = 3.6V		1.5	2.5	
		PWM DCDC1 converter enabled and running in PWM, LDOs off			0.85	2	
l <sub>q</sub>	Ouissant summer	All converters disabled, LDO1, LDO2 = OFF, Vdd_alive = OFF	N 2 0V		16		μΑ
	Quiescent current	All converters disabled, LDO1, LDO2 = OFF, Vdd alive = ON	$V_{CC} = 3.6V$		26		

Texas

INSTRUMENTS

SLVS843-DECEMBER 2008

## **ELECTRICAL CHARACTERISTICS**

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V,  $T_A = -40^{\circ}$ C to 85°C, typical values are at  $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDCDC1 S	TEP-DOWN CONVERTER						
VI	Input voltage range, VINDO	CDC1		2.5		6	V
lo	Maximum output current		$V_0 = 3.3V$	1600			mA
I <sub>SD</sub>	Shutdown supply current i	n VINDCDC1	EN_DCDC1 = GND		0.1	1	μΑ
R <sub>DS(on)</sub>	P-channel MOSFET on-re	sistance	VINDCDC1 = VGS = 3.6V		125	261	mΩ
I <sub>LP</sub>	P-channel leakage current		VINDCDC1 = 6V			2	μΑ
R <sub>DS(on)</sub>	N-channel MOSFET on-re	sistance	VINDCDC1 = VGS = 3.6V		130	260	mΩ
I <sub>LN</sub>	N-channel leakage current	1	$V_{DS} = 6V$		7	10	μΑ
I <sub>LIMF</sub>	Forward current limit (P- and N-channel)		2.5V < V <sub>INMAIN</sub> < 6V	1.75	1.97	2.15	А
f <sub>S</sub>	Oscillator frequency			1.95	2.25	2.55	MHz
	Fixed output voltage	2.8V	VINDCDC1 = 3.3V to 6V;	-2%		2%	
	MODE=0 (PWM/PFM)	3.3V	0 mA ≤ I <sub>O</sub> ≤ 1.0A	-2%		2%	
	Fixed output voltage	2.8V	VINDCDC1 = 3.7V to 6V;	-1%		1%	
	MODE=1 (PWM)	3.3V	0 mA ≤ I <sub>O</sub> ≤ 1.0A	-1%		1%	
VDCDC1	Adjustable output voltage divider at DEFDCDC1 MC (PWM/PFM)		VINDCDC1 = VDCDC1 +0.4V (min 2.5V) to 6V; $0mA \le I_O \le 1.6A$	-2%		2%	
	Adjustable output voltage divider at DEFDCDC1; MC (PWM)		VINDCDC1 = VDCDC1 +0.4V (min 2.5V) to 6V; $0mA \le I_O \le 1.6A$	-1%		1%	
	Line regulation		VINDCDC1 = VDCDC1 + 0.3V (min. 2.5 V) to 6V; $I_0 = 10$ mA		0		%/V
	Load regulation		I <sub>O</sub> = 10mA to 1.6A		0.25		%/A
t <sub>SS</sub>			VDCDC1 ramping from 5% to 95% of target value		750		μs
R(L1)	Internal resistance from L2	to GND			1		MΩ



SLVS843-DECEMBER 2008

## **ELECTRICAL CHARACTERISTICS**

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V,  $T_A = -40^{\circ}$ C to 85°C, typical values are at  $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDCDC2 ST	TEP-DOWN CONVERTER		·				
VI	Input voltage range, VINDO	CDC2		2.5		6	V
I <sub>O</sub>	Maximum output current		$V_0 = 2.5V$	800			mA
I <sub>SD</sub>	Shutdown supply current ir	VINDCDC2	EN_DCDC2 = GND		0.1	1	μΑ
R <sub>DS(on)</sub>	P-channel MOSFET on-res	sistance	VINDCDC2 = V <sub>GS</sub> = 3.6V		140	300	mΩ
I <sub>LP</sub>	P-channel leakage current		VINDCDC2 = 6.0V			2	μA
R <sub>DS(on)</sub>	N-channel MOSFET on-res	sistance	VINDCDC2 = VGS = 3.6V		150	297	mΩ
I <sub>LN</sub>	N-channel leakage current		V <sub>DS</sub> = 6V		7	10	μA
I <sub>LIMF</sub>	Forward current limit (P- ar	nd N-channel)	2.5V < VINDCDC2 < 6V	1.05	1.16	1.29	А
f <sub>S</sub>	Oscillator frequency			1.95	2.25	2.55	MHz
	Fixed output voltage	1.8V	VINDCDC2 = 2.5V to 6V; 0 mA $\leq I_0 \leq 1.6A$	-2%		2%	
	MODE = 0 (PWM/PFM)	2.5V	VINDCDC2 = 3V to 6V; 0 mA $\leq I_0 \leq 1.6A$	-2%		2%	
	Fixed output voltage	1.8V	VINDCDC2 = 2.5V to 6V; 0 mA $\leq I_0 \leq 1.6A$	-2%		2%	
	MODE = 1 (PWM)	2.5V	VINDCDC2 = 3V to 6V; 0 mA $\leq I_0 \leq 1.6A$	-1%		1%	
VDCDC2	Adjustable output voltage v divider at DEFDCDC2 MOI (PWM)		VINDCDC2 = VDCDC2 + 0.5V (min 2.5V) to 6V; 0mA $\leq I_0 \leq 1.6A$	-2%		2%	
	Adjustable output voltage v divider at DEFDCDC2; MC (PWM)		VINDCDC2 = VDCDC2 + 0.5V (min 2.5V) to 6V; 0mA $\leq I_O \leq 1.6A$	-1%		1%	
	Line regulation		VINDCDC2 = VDCDC2 + 0.3 V (min. 2.5 V) to 6V; $I_0$ = 10mA		0.0		%/V
	Load regulation		I <sub>O</sub> = 10mA to 1.6A		0.25		%/A
t <sub>SS</sub>	Soft start ramp time		VDCDC2 ramping from 5% to 95% of target value		750		μs
R(L2)	Internal resistance from L2	to GND			1		MΩ

6

Copyright © 2008, Texas Instruments Incorporated

**TPS650250** 



www.ti.com

SLVS843-DECEMBER 2008

## **ELECTRICAL CHARACTERISTICS**

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V,  $T_A = -40^{\circ}$ C to 85°C, typical values are at  $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDCDC3 ST	EP-DOWN CONVERTER					
VI	Input voltage range, VINDCDC3		2.5		6.0	V
lo	Maximum output current	V <sub>O</sub> = 1.6V	800			mA
I <sub>SD</sub>	Shutdown supply current in VINDCDC3	EN_DCDC3 = GND		0.1	1	μA
R <sub>DS(on)</sub>	P-channel MOSFET on-resistance	$V_{INDCDC3} = V_{GS} = 3.6V$		310	698	mΩ
I <sub>LP</sub>	P-channel leakage current	VINDCDC3 = 6V		0.1	2	μΑ
R <sub>DS(on)</sub>	N-channel MOSFET on-resistance	$V_{INDCDC3} = V_{GS} = 3.6V$		220	503	mΩ
I <sub>LN</sub>	N-channel leakage current	$V_{DS} = 6.0V$		7	10	μA
I <sub>LIMF</sub>	Forward current limit (P- and N-channel)	2.5V < V <sub>INDCDC3</sub> < 6V	1.00	1.20	1.40	А
f <sub>S</sub>	Oscillator frequency		1.95	2.25	2.55	MHz
	Adjustable output voltage with resistor divider at DEFDCDC2 MODE = 0 (PWM)	VINDCDC3 = VDCDC3 + 0.5V (min 2.5V) to 6V; 0mA $\leq I_0 \leq 0.8A$	-2%		2%	
VDCDC3	Adjustable output voltage with resistor divider at DEFDCDC2; MODE = 1 (PWM)	VINDCDC3 = VDCDC3 + 0.5V (min 2.5V) to 6V; 0mA $\leq I_0 \leq 0.8A$	-1%		1%	
	Line regulation	VINDCDC3 = VDCDC3 + 0.3V (min. 2.5 V) to 6V; $I_0 = 10mA$		0.0		%/V
	Load regulation	$I_{O} = 10$ mA to 600mA		0.25		%/A
t <sub>SS</sub>	Soft start ramp time	VDCDC3 ramping from 5% to 95% of target value		750		μs
R(L3)	Internal resistance from L3 to GND			1		MΩ



SLVS843-DECEMBER 2008

## **ELECTRICAL CHARACTERISTICS**

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ , typical values are at  $T_A = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
VLDO1 and VLD	02 Low Dropout Regulators	·				
I <sub>(q)</sub>	Operating quiescent current	Current per LDO into VINLDO		16	30	μΑ
I <sub>(SD)</sub>	Shutdown current	Total current into VINLDO, VLDO = 0V		0.6	2	μΑ
VI	Input voltage range for LDO1, LDO2		1.5		6.5	V
Vo	LDO1 output voltage range		1		3.3	V
	LDO2 output voltage range		1		3.3	V
VFB	LDO1 and LDO2 feedback voltage	See <sup>(1)</sup>		1.0		V
lo	Maximum output current for LDO1, LDO2	V <sub>I</sub> = 1.8V, V <sub>O</sub> = 1.3V	200			mA
lo	Maximum output current for LDO1, LDO2	V <sub>I</sub> = 1.5V; V <sub>O</sub> = 1.3V		120		mA
I <sub>sc</sub>	LDO1 and LDO2 short circuit current limit	V <sub>LDO1</sub> = GND, V <sub>LDO2</sub> = GND			400	mA
	Minimum voltage drop at LDO1, LDO2	I <sub>O</sub> = 50mA, VINLDO = 1.8V			120	mV
	Minimum voltage drop at LDO1, LDO2	I <sub>O</sub> = 50mA, VINLDO = 1.5V		65	150	mV
	Minimum voltage drop at LDO1, LDO2	I <sub>O</sub> = 200mA, VINLDO = 1.8V			300	mV
	Output voltage accuracy for LDO1, LDO2	I <sub>O</sub> = 10mA	-2%		1%	
	Line regulation for LDO1, LDO2	$V_{INLDO1,2} = V_{LDO1,2} + 0.5V$ (min. 2.5V) to 6.5V, $I_{O} = 10mA$	-1%		1%	
	Load regulation for LDO1, LDO2	$I_{O} = 0$ mA to 200mA	-1%		1%	
	Regulation time for LDO1, LDO2	Load change from 10% to 90%		10		μs
Vdd_alive Low I	Dropout Regulator					
Vdd_alive	Vdd_alive LDO output voltage, TPS6502500 to TPS6502504	I <sub>O</sub> = 0mA		1.0		V
lo	Output current for Vdd_alive				30	mA
I <sub>(SC)</sub>	Vdd_alive short circuit current limit	Vdd_alive = GND			100	mA
	Output voltage accuracy for Vdd_alive	I <sub>O</sub> = 0mA	-1%		1 %	
	Line regulation for Vdd_alive	$V_{CC}$ = Vdd_alive + 0.5 V to 6.5 V, I <sub>O</sub> = 0mA	-1%		1 %	
	Regulation time for Vdd_alive	Load change from 10% to 90%		10		μs
AnaLogic Signa	Is DEFDCDC1, DEFDCDC2, DEFDCDC3		1			
VIH	High level input voltage		1.3		VCC	V
VIL	Low level input voltage		0		0.1	V
I <sub>H</sub>	Input bias current			0.001	0.05	μA
THERMAL SHU	<b>FDOWN</b>	1				
T <sub>SD</sub>	Thermal shutdown	Increasing junction temperature		160		°C
	Thermal shudown hysteresis	Decreasing junction temperature		20		°C
INTERNAL UND	ER VOLTAGE LOCK OUT	· · · · · ·				
UVLO	Internal UVLO	VCC falling	-3%	2.35	3%	V
V <sub>UVLO_HYST</sub>	internal UVLO comparator hysteresis			120		mV
		1	1			
PWRFAIL_SNS	Comparator threshold	Falling threshold	-2%	1.0	2%	V
	Hysteresis	-	40	50	60	mV
	Propagation delay	25mV overdrive	-		10	μs
V <sub>OL</sub>	Power fail output low voltage	$I_{OL} = 5 \text{ mA}$			0.3	V


(1) If the feedback voltage is forced higher than above 1.2V, a leakage current into the feedback pin may occur.



www.ti.com

## **DEVICE INFORMATION**

## **PIN ASSIGNMENTS**



### **TERMINAL FUNCTIONS**

TERMINA	L		
NAME	NO.	I/O	DESCRIPTION
SWITCHING R	EGULA	TOR	SECTION
AGND1	31		Analog ground connection. All analog ground pins are connected internally on the chip.
AGND2	13		Analog ground connection. All analog ground pins are connected internally on the chip.
PowerPad	-		Connect the power pad to analog ground.
VINDCDC1	5	I	Input voltage for VDCDC1 step-down converter. This must be connected to the same voltage supply as VINDCDC2, VINDCDC3 and VCC.
L1	6		Switch pin of VDCDC1 converter. The VDCDC1 inductor is connected here.
VDCDC1	8	I	VDCDC1 feedback voltage sense input, connect directly to VDCDC1
PGND1	7		Power ground for VDCDC1 converter
VINDCDC2 28 I Input voltage for VDCDC2 step-down converter. This must be connected to the sam VINDCDC1, VINDCDC3 and VCC.		Input voltage for VDCDC2 step-down converter. This must be connected to the same voltage supply as VINDCDC1, VINDCDC3 and VCC.	
L2	27		Switch pin of VDCDC2 converter. The VDCDC2 inductor is connected here.
VDCDC2	25	I	VDCDC2 feedback voltage sense input, connect directly to VDCDC2
PGND2	26		Power ground for VDCDC2 converter
VINDCDC3	4	I	Input voltage for VDCDC3 step-down converter. This must be connected to the same voltage supply as VINDCDC1, VINDCDC2 and VCC.
L3	3		Switch pin of VDCDC3 converter. The VDCDC3 inductor is connected here.
VDCDC3	1	I	VDCDC3 feedback voltage sense input, connect directly to VDCDC3
PGND3	2		Power ground for VDCDC3 converter
Vcc	29	I	Power supply for digital and analog circuitry of DCDC1, DCDC2 and DCDC3 DC-DC converters. This must be connected to the same voltage supply as VINDCDC3, VINDCDC1 and VINDCDC2.
			Input signal indicating default VDCDC1 voltage, 0 = 2.8V, 1 = 3.3V
DEFDCDC1	9	I	This pin can also be connected to a resistor divider between VDCDC1 and GND. In this case the output voltage of the DCDC1 converter can be set in a range from 0.6V to VINDCDC1
			Input signal indicating default VDCDC2 voltage, 0 = 1.8V, 1 = 2.5V
DEFDCDC2 2		I	This pin can also be connected to a resistor divider between VDCDC2 and GND. In this case the output voltage of the DCDC2 converter can be set in a range from 0.6V to VINDCDC2.

TEXAS INSTRUMENTS

www.ti.com

#### SLVS843-DECEMBER 2008

## **TERMINAL FUNCTIONS (continued)**


TERMINAL		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
DEFDCDC3	32	I	This pin must be connected to a resistor divider between VDCDC3 and GND. The output voltage of the DCDC3 converter can be set in a range from 0.6V to VINDCDC3.
EN_DCDC1	20	Ι	VDCDC1 enable pin. A logic high enables the regulator, a logic low disables the regulator.
EN_DCDC2	19	Ι	VDCDC2 enable pin. A logic high enables the regulator, a logic low disables the regulator.
EN_DCDC3	18	Ι	VDCDC3 enable pin. A logic high enables the regulator, a logic low disables the regulator.
LDO REGULATO	OR SE	стю	N
VINLDO	15	Ι	Input voltage for LDO1 and LDO2
VLDO1	16	0	Output voltage of LDO1
VLDO2	14	0	Output voltage of LDO2
EN_LDO	17	Ι	Enable input for LDO1 and LDO2. Logic high enables the LDOs, logic low disables the LDOs
EN_Vdd_alive	24	Ι	Enable input for Vdd_alive LDO. Logic high enables the LDO, logic low disables the LDO
Vdd_alive	12	0	Output voltage for Vdd_alive
FB_LDO1	11	Ι	Feedback pin for LDO1
FB_LDO2	10	Ι	Feedback pin for LDO2
CONTROL AND	I2C SI	ЕСТІС	N
MODE 2		I	Select between Power Safe Mode and forced PWM Mode for DCDC1, DCDC2 and DCDC3. In Power Safe Mode PFM is used at light loads, PWM for higher loads. If PIN is set to high level, forced PWM Mode is selected. If Pin has low level, then Device operates in Power Safe Mode.
PWRFAIL	21	0	Open drain output. Active low when PWRFAIL comparator indicates low VBAT condition.
PWRFAIL_SNS         30         I         Input for the comparator driving the /PWRFAIL output			Input for the comparator driving the /PWRFAIL output



**TPS650250** 

SLVS843-DECEMBER 2008

## FUNCTIONAL BLOCK DIAGRAM



## **TYPICAL CHARACTERISTICS**

## **Parameter Measurement Information**

Graphs were taken using the EVM with the following inductor/output capacitor combinations:

CONVERTER	INDUCTOR	OUTPUT CAPACITOR	OUTPUT CAPACITOR VALUE
DCDC1	VLCF4020-3R3	C2012X5R0J226M	22µF
DCDC2	VLCF4020-2R2	C2012X5R0J226M	22µF
DCDC3 LPS3010-222		C2012X5R0J226M	22µF

## **Table of Graphs**


			FIGURE
η	Efficiency VDCDC1	vs Load current PWM/PFM; $V_0 = 3.3V$	Figure 1
η	Efficiency VDCDC1	vs Load current PWM; $V_0 = 3.3V$	Figure 2
η	Efficiency VDCDC2	vs Load current PWM/PFM; $V_0 = 1.8V$	Figure 3
η	Efficiency VDCDC2	vs Load current PWM; $V_0 = 1.8V$	Figure 4
η	Efficiency VDCDC3	vs Load current PWM/PFM; V <sub>O</sub> = 1.3V	Figure 5
η	Efficiency VDCDC3	vs Load current PWM; $V_0 = 1.3V$	Figure 6
	Line transient response VDCDC1		Figure 7
	Line transient response VDCDC2		Figure 8
	Line transient response VDCDC3		Figure 9
	Load transient response VDCDC1		Figure 10
	Load transient response VDCDC2		Figure 11
	Load transient response VDCDC3		Figure 12
	Output voltage ripple DCDC2; PFM mode		Figure 13
	Output voltage ripple DCDC2; PWM mode		Figure 14
	Load regulation for Vdd_alive		Figure 15
	Start-up VDCDC1 to VDCDC3		Figure 16
	Start-up LDO1 and LDO2		Figure 17


## TPS650250



#### www.ti.com

#### SLVS843-DECEMBER 2008







www.ti.com

## **VDCDC3 LINE TRANSIENT RESPONSE**

#### **VDCDC1 LOAD TRANSIENT RESPONSE**




Figure 11.




Figure 10.

#### **VDCDC3 LOAD TRANSIENT RESPONSE**





Figure 12.

Copyright © 2008, Texas Instruments Incorporated

SLVS843-DECEMBER 2008





SLVS843-DECEMBER 2008

### STARTUP LDO1 AND LDO2




Figure 17.



www.ti.com

## DETAILED DESCRIPTION

## STEP-DOWN CONVERTERS, VDCDC1, VDCDC2 AND VDCDC3

The TPS650250 incorporates three synchronous step-down converters operating typically at 2.25MHz fixed frequency PWM (Pulse Width Modulation) at moderate to heavy load currents. At light load currents the converters automatically enter Power Save Mode and operate with PFM (Pulse Frequency Modulation). VDCDC1 delivers up to 1.6A, VDCDC2 and VDCDC3 are capable of delivering up to 0.8A of output current.

The converter output voltages can be programmed via the DEFDCDC1, DEFDCDC2 and DEFDCDC3 pins. The pins can either be connected to GND, VCC or to a resistor divider between the output voltage and GND. The VDCDC1 converter defaults to 2.8V or 3.3V depending on the DEFDCDC1 configuration pin, if DEFDCDC1 is tied to ground the default is 2.80V, if it is tied to VCC the default is 3.3V. When the DEFDCDC1 pin is connected to a resistor divider, the output voltage can be set in the range of 0.6V to VINDCDC1 V. Reference the section on Output Voltage Selection for details on setting the output voltage range.

The VDCDC2 converter defaults to 1.8V or 2.5V depending on the DEFDCDC2 configuration pin, if DEFDCDC2 is tied to ground the default is 1.8V, if it is tied to VCC the default is 2.5V. When the DEFDCDC2 pin is connected to a resistor divider, the output voltage can be set in the range of 0.6V to VINDCDC2 V.

On the DEFDCDC3 pin for the VDCDC3 converter, a resistor divider must be connected to set the output voltage. This pin does not accept a logic signal like DEFDCDC1 or DEFDCDC2. The value for the resistor divider can be changed during operation, so voltage scaling can be implemented by changing the resistor value.

During PWM operation the converters use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch in case the current limit of the P-channel switch is exceeded. After the adaptive dead time used to prevent shoot through current, the N-channel MOSFET rectifier is turned on and the inductor current ramps down. The next cycle is initiated by the clock signal again turning off the N-channel rectifier and turning on the P-channel switch.

The three DC/DC converters operate synchronized to each other, with the VDCDC1 converter as the master. A 180° phase shift between the VDCDC1 switch turn on and the VDCDC2 and a further 90° shift to the VDCDC3 switch turn on decreases the input RMS current and smaller input capacitors can be used. This is optimized for a typical application where the VDCDC1 converter regulates a Li-Ion battery voltage of 3.7V to 3.3V, the VDCDC2 converter from 3.7V to 2.5V and the VDCDC3 converter from 3.7V to 1.5V.

## POWER SAVE MODE OPERATION

As the load current decreases, the converters enter Power Save Mode operation. During Power Save Mode the converters operate in a burst mode (PFM mode) with a frequency between 1.125MHz and 2.25MHz for one burst cycle. However, the frequency between different burst cycles depends on the actual load current and is typically far less than the switching frequency, with a minimum quiescent current to maintain high efficiency.

In order to optimize the converter efficiency at light load the average current is monitored and if in PWM mode the inductor current remains below a certain threshold, then Power Save Mode is entered. The typical threshold to enter Power Save Mode can be calculated as follows:

$I_{\text{PFMDCDC1enter}} = \frac{\text{VINDCDC 1}}{24 \Omega}$
$I_{\text{PFMDCDC2enter}} = \frac{\text{VINDCDC 2}}{26 \ \Omega}$
$I_{PFMDCDC3leave} = \frac{VINDCDC3}{39 \Omega}$

(1)

During Power Save Mode the output voltage is monitored with a comparator and by maximum skip burst width. As the output voltage falls below the threshold, set to the nominal  $V_0$ , the P-channel switch turns on and the converter effectively delivers a constant current as defined below.

TEXAS INSTRUMENTS

www.ti.com

 $I_{PFMDCDC1leave} = \frac{VINDCDC 1}{18 \Omega}$  $I_{PFMDCDC2leave} = \frac{VINDCDC 2}{20 \Omega}$  $I_{PFMDCDC3enter} = \frac{VINDCDC 3}{29 \Omega}$ 

(2)

(3)

If the load is below the delivered current then the output voltage rises until the same threshold is crossed in the other direction. All switching activity ceases, reducing the quiescent current to a minimum until the output voltage has again dropped below the threshold. The power save mode is exited, and the converter returns to PWM mode if either of the following conditions are met:

- 1. The output voltage drops 2% below the nominal  $V_O$  due to increased load current
- 2. The PFM burst time exceeds  $16 \times 1/fs$  (7.1µs typical)

These control methods reduce the quiescent current to typically  $14\mu$ A per converter and the switching activity to a minimum thus achieving the highest converter efficiency. Setting the comparator thresholds at the nominal output voltage at light load current results in a very low output voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor; increasing capacitor values makes the output ripple tend to zero. Power Save Mode can be disabled by pulling the MODE pin high. This forces all DC/DC converters into fixed frequency PWM mode.

## SOFT START

Each of the three converters has an internal soft start circuit that limits the inrush current during start-up. The soft start is realized by using a very low current to initially charge the internal compensation capacitor. The soft start time is typically 750µs if the output voltage ramps from 5% to 95% of the final target value. If the output is already pre-charged to some voltage when the converter is enabled, then this time is reduced proportionally. There is a short delay of typically 170µs between the converter being enabled and switching activity actually starting. This is to allow the converter to bias itself properly, to recognize if the output is pre-charged, and if so, to prevent discharging of the output while the internal soft start ramp catches up with the output voltage.

## **100% DUTY CYCLE LOW DROPOUT OPERATION**

The TPS650250x converters offer a low input to output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage required to maintain DC regulation depends on the load current and output voltage and can be calculated as:

$$Vin_{min} = Vout_{min} + Iout_{max} \times (RDSon_{max} + R_L)$$

With:

lout<sub>max</sub> = Maximum load current (note: ripple current in the inductor is zero under these conditions)

RDSon<sub>max</sub> = Maximum P-channel switch RDSon

 $R_L = DC$  resistance of the inductor

Vout<sub>min</sub> = Nominal output voltage minus 2% tolerance limit

## LOW DROPOUT VOLTAGE REGULATORS

The low dropout voltage regulators are designed to operate well with low value ceramic input and output capacitors. They operate with input voltages down to 1.5V. The LDOs offer a maximum dropout voltage of 300mV at the rated output current. Each LDO sports a current limit feature. Both LDOs are enabled by the EN\_LDO pin. The LDOs also have reverse conduction prevention. This allows the possibility to connect external regulators in parallel in systems with a backup battery. The TPS650250 step-down and LDO voltage regulators automatically power down when the Vcc voltage drops below the UVLO threshold or when the junction temperature rises above 160°C.

Copyright © 2008, Texas Instruments Incorporated



## UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit for the five regulators on the TPS650250x prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery. It disables the converters and LDOs. The UVLO circuit monitors the Vcc pin; the threshold is set internally to 2.35V with 5% (120mV) hysteresis. Note that when any of the DC/DC converters are running there is an input current at the Vcc pin, which can be up to 3mA when all three converters are running in PWM mode. This current needs to be taken into consideration if an external RC filter is used at the Vcc pin to remove switching noise from the TPS650250x internal analog circuitry supply. See the Vcc-Filter section for details on the external RC filter.

## POWER-UP SEQUENCING

The TPS650250x power-up sequencing is designed to be entirely flexible and customer driven; this is achieved simply by providing separate enable pins for each switch-mode converter and a common enable signal for LDO1 and LDO2. The relevant control pins are described in Table 1.

PIN NAME	INPUT/ OUTPUT	FUNCTION
DEFDCDC3	I	Defines the default voltage of the VDCDC3 switching converter set with an eternal resistor divider.
DEFDCDC2	I	Defines the default voltage of the VDCDC2 switching converter. DEFDCDC2 = 0 defaults VDCDC2 to 1.8V, DEFDCDC2 = VCC defaults VDCDC2 to 2.5V.
DEFDCDC1	I	Defines the default voltage of the VDCDC1 switching converter. DEFDCDC1 = 0 defaults VDCDC1 to 2.80V, DEFDCDC1 = VCC defaults VDCDC1 to 3.3V.
EN_DCDC3	I	Set EN_DCDC3 = 0 to disable or EN_DCDC3 = 1 to enable the VDCDC3 converter
EN_DCDC2	I	Set EN_DCDC2 = 0 to disable or EN_DCDC2 = 1 to enable the VDCDC2 converter
EN_DCDC1	I	Set EN_DCDC1 = 0 to disable or EN_DCDC1 = 1 to enable the VDCDC1 converter

#### Table 1. Control Pins for DCDC Converters

## PWRFAIL

The PWRFAIL signal is generated by a voltage detector at the PWRFAIL\_SNS input. The input signal is compared to a 1V threshold (falling edge) with 5% (50mV) hysteresis. PWRFAIL is an open drain output which is actively low when the input voltage at PWRFAIL\_SNS is below the threshold.

### DESIGN PROCEDURE

#### Inductor Selection for the dcdc Converters

The three converters operate with 2.2uH output inductors. Larger or smaller inductor values can be used to optimize performance of the device for specific conditions. The selected inductor has to be rated for its dc resistance and saturation current. The dc resistance of the inductor influences directly the efficiency of the converter. Therefore, an inductor with the lowest dc resistance should be selected for the highest efficiency.

For a fast transient response, a  $2.2\mu$ H inductor in combination with a  $22\mu$ F output capacitor is recommended. For an output voltage above 2.8V, an inductor value of  $3.3\mu$ H minimum is required. Lower values result in an increased output voltage ripple in PFM mode. The minimum inductor value is  $1.5\mu$ H, but an output capacitor of  $22\mu$ F minimum is needed in this case.

Equation 4 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 4. This is recommended because during heavy load transient the inductor current rises above the calculated value.

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f} \qquad I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$

With:

f = Switching frequency (2.25 MHz typical)

L = Inductor value

 $\Delta I_L$  = Peak-to-peak inductor ripple current

(4)



#### www.ti.com

I<sub>Lmax</sub> = Maximum inductor current

The highest inductor current occurs at maximum Vin.

Open core inductors have a soft saturation characteristic and they can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. Consideration must be given to the difference in the core material from inductor to inductor which has an impact on efficiency especially at high switching frequencies. See Table 2 and the typical applications for possible inductors.

DEVICE	INDUCTOR VALUE	ТҮРЕ	COMPONENT SUPPLIER
	3.3μΗ	LPS3015-332 (output current up to 1A)	Coilcraft
	2.2µH	LPS3015-222 (output current up to 1A)	Coilcraft
	3.3μΗ	VLCF4020T-3R3N1R5	TDK
	2.2µH	VLCF4020T-2R2N1R7	TDK
	2.2µH	LPS3010-222	Coilcraft
DCDC3 converter	2.2µH	LPS3015-222	Coilcraft
	2.2µH	VLCF4020-2R2	TDK

Table 2. Tested muuciois	Table	2.	Tested	Inductors
--------------------------	-------	----	--------	-----------

### **Output Capacitor Selection**

The advanced Fast Response voltage mode control scheme of the inductive converters implemented in the TPS650250x allows the use of small ceramic capacitors with a typical value of 10uF for each converter, without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values have the lowest output voltage ripple and are recommended. Refer to Table 3 for recommended components.

If ceramic output capacitors are used, the capacitor RMS ripple current rating will always meet the application requirements. For completeness, the RMS ripple current is calculated as:

$$I_{\text{RMSCout}} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(5)

At nominal load current the inductive converters operate in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta \text{Vout} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{\text{L} \times f} \times \left(\frac{1}{8 \times \text{Cout} \times f} + \text{ESR}\right)$$
(6)

Where the highest output voltage ripple occurs at the highest input voltage, Vin.

At light load currents the converters operate in Power Save Mode and output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. Typical output voltage ripple is less than 1% of the nominal output voltage.

### **Input Capacitor Selection**

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing interference with other circuits caused by high input voltage spikes. Each dcdc converter requires a 10uF ceramic input capacitor on its input pin VINDCDCx. The input capacitor can be increased without any limit for better input voltage filtering. The Vcc pin should be separated from the input for the DC/DC converters. A filter resistor of up to  $10\Omega$  and a  $1\mu$ F capacitor should be used for decoupling the Vcc pin from switching noise. Note that the filter resistor may affect the UVLO threshold since up to 3mA can flow via this resistor into the Vcc pin when all converters are running in PWM mode.

Copyright © 2008, Texas Instruments Incorporated

www.ti.com

CAPACITOR VALUE	CASE SIZE	СОМРО	COMMENTS						
22µF	1206	TDK	C3216X5R0J226M	Ceramic					
22µF	1206	Taiyo Yuden	JMK316BJ226ML	Ceramic					
22µF	0805	TDK	C2012X5R0J226MT	Ceramic					
22µF	0805	Taiyo Yuden	JMK212BJ226MG	Ceramic					
10µF	0805	Taiyo Yuden	JMK212BJ106M	Ceramic					
10µF	0805	TDK	C2012X5R0J106M	Ceramic					


## Table 3. Possible Capacitors

## Output Voltage Selection

The DEFDCDC1, DEFDCDC2, and DEFDCDC3 pins are used to set the output voltage for each step-down converter. See Table 4 for the default voltages if the pins are pulled to GND or to Vcc.

Table 4. Voltage Options							
PIN	LEVEL	DEFAULT OUTPUT VOLTAGE					
DEFDCDC1	VCC	3.3V					
	GND	2.80V					
DEFDCDC2	VCC	2.5V					
	GND	1.8V					
DEFDCDC3	external voltage divider	0.6V to VinDCDC3					

If a different voltage is needed, an external resistor divider can be added to the DEFDCDC1 or DEFDCDC2 pin as shown below:



When a resistor divider is connected to DEFDCDC1 or DEFDCDC2, the output voltage can be set from 0.6V up to the input voltage  $V_{bat}$ . The total resistance (R1+R2) of the voltage divider should be kept in the 1M $\Omega$  range in order to maintain a high efficiency at light load.  $V_{DEFDCDCx} = 0.6V$ 

$$V_{OUT} = V_{DEFDCDCx} \times \frac{R1 + R2}{R2}$$
  $R1 = R2 \times \left(\frac{V_{OUT}}{V_{DEFDCDCx}}\right) - R2$ 

## Voltage Change on VDCDC3

The output voltage of VDCDC3 is set with an external resistor divider at DEFDCDC3. This pin must not be connected to GND or VINDCDC3. The value of the resistor divider can be changed during operation to allow dynamic voltage scaling.



#### Vdd\_alive Output

The Vdd\_alive LDO is typically connected to the Vdd\_alive input of the Samsung application processor. It provides an output voltage of 1V at 30mA. It is recommended to add a capacitor of  $2.2\mu$ F minimum to the Vdd\_alive pin. The LDO can be disabled by pulling the EN\_Vdd\_alive pin to GND.

### LDO1 and LDO2

The LDOs in the TPS650250 are general purpose LDOs which are stable using ceramics capacitors. The minimum output capacitor required is  $2.2\mu$ F. The LDOs output voltage can be changed to different voltages between 1V and 3.3V using an external resistor divider. Therefore they can also be used as general purpose LDOs in the application. The supply voltage for the LDOs needs to be connected to the VINLDO pin, giving the flexibility to connect the lowest voltage available in the system and therefore providing the highest efficiency.

The total resistance (R5+R6) of the voltage divider should be kept in the 1M $\Omega$  range in order to maintain high efficiency at light load. V<sub>FBLDOx</sub>= 1.0V.

$$V_{OUT} = V_{FBLDOx} \times \frac{R5 + R6}{R6}$$
  $R5 = R6 \times \left(\frac{V_{OUT}}{V_{FBLDOx}}\right) - R6$ 

## Vcc-Filter

An RC filter connected at the Vcc input is used to keep noise from the internal supply for the bandgap and other analog circuitry. A typical value of  $1\Omega$  and  $1\mu$ F is used to filter the switching spikes, generated by the DC/DC converters. A larger resistor than  $10\Omega$  should not be used because the current into Vcc of up to 2.5mA causes a voltage drop at the resistor causing the undervoltage lockout circuitry connected at Vcc internally to switch off too early.

SLVS843-DECEMBER 2008

## **APPLICATION INFORMATION**

## TYPICAL CONFIGURATION FOR THE SAMSUNG PROCESSOR S3C6400-533MHz

The typical configuration for the Samsung processor S3C6400-533MHz is shown in Figure 18.




Figure 18. Samsung Processor Configuration

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS650250RHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS650250RHBT	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS650250RHBR	QFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TPS650250RHBT	QFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Sep-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS650250RHBR	QFN	RHB	32	3000	367.0	367.0	35.0
TPS650250RHBT	QFN	RHB	32	250	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



## RHB (S-PVQFN-N32)


## PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




## NOTE: A. All linear dimensions are in millimeters



# RHB (S-PVQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated